luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-02 02:57:53 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fixed known typos of the word transition.

Browse Source
This commit is contained in:
Hunter Nichols
2018-09-10 14:27:26 -07:00
parent 5cab786e21
commit 5dfa8bc2c6
24 changed files with 601 additions and 601 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/characterizer/setup_hold.py
+4 -4
View File
@@ -299,13 +299,13 @@ class setup_hold():
for self.constrained_input_slew in constrained_slews:
debug.info(1, "Clock slew: {0} Data slew: {1}".format(self.related_input_slew,self.constrained_input_slew))
LH_setup_time = self.setup_LH_time()
debug.info(1, " Setup Time for low_to_high transistion: {0}".format(LH_setup_time))
debug.info(1, " Setup Time for low_to_high transition: {0}".format(LH_setup_time))
HL_setup_time = self.setup_HL_time()
debug.info(1, " Setup Time for high_to_low transistion: {0}".format(HL_setup_time))
debug.info(1, " Setup Time for high_to_low transition: {0}".format(HL_setup_time))
LH_hold_time = self.hold_LH_time()
debug.info(1, " Hold Time for low_to_high transistion: {0}".format(LH_hold_time))
debug.info(1, " Hold Time for low_to_high transition: {0}".format(LH_hold_time))
HL_hold_time = self.hold_HL_time()
debug.info(1, " Hold Time for high_to_low transistion: {0}".format(HL_hold_time))
debug.info(1, " Hold Time for high_to_low transition: {0}".format(HL_hold_time))
LH_setup.append(LH_setup_time)
HL_setup.append(HL_setup_time)
LH_hold.append(LH_hold_time)
compiler/modules/ms_flop.py
+2 -2
View File
@@ -43,8 +43,8 @@ class ms_flop(design.design):
from tech import spice, parameter
c_load = load
c_para = spice["flop_para_cap"]#ff
transistion_prob = spice["flop_transisition_prob"]
return transistion_prob*(c_load + c_para)
transition_prob = spice["flop_transition_prob"]
return transition_prob*(c_load + c_para)
compiler/pgates/pinv.py
+2 -2
View File
@@ -279,5 +279,5 @@ class pinv(pgate.pgate):
"""Computes effective capacitance. Results in fF"""
c_load = load
c_para = spice["min_tx_drain_c"]*(self.nmos_size/parameter["min_tx_size"])#ff
transistion_prob = spice["inv_transisition_prob"]
return transistion_prob*(c_load + c_para)
transition_prob = spice["inv_transition_prob"]
return transition_prob*(c_load + c_para)
compiler/pgates/pnand2.py
+2 -2
View File
@@ -240,5 +240,5 @@ class pnand2(pgate.pgate):
"""Computes effective capacitance. Results in fF"""
c_load = load
c_para = spice["min_tx_drain_c"]*(self.nmos_size/parameter["min_tx_size"])#ff
transistion_prob = spice["nand2_transisition_prob"]
return transistion_prob*(c_load + c_para)
transition_prob = spice["nand2_transition_prob"]
return transition_prob*(c_load + c_para)
compiler/pgates/pnand3.py
+2 -2
View File
@@ -259,5 +259,5 @@ class pnand3(pgate.pgate):
"""Computes effective capacitance. Results in fF"""
c_load = load
c_para = spice["min_tx_drain_c"]*(self.nmos_size/parameter["min_tx_size"])#ff
transistion_prob = spice["nand3_transisition_prob"]
return transistion_prob*(c_load + c_para)
transition_prob = spice["nand3_transition_prob"]
return transition_prob*(c_load + c_para)
compiler/pgates/pnor2.py
+2 -2
View File
@@ -237,6 +237,6 @@ class pnor2(pgate.pgate):
"""Computes effective capacitance. Results in fF"""
c_load = load
c_para = spice["min_tx_drain_c"]*(self.nmos_size/parameter["min_tx_size"])#ff
transistion_prob = spice["nor2_transisition_prob"]
return transistion_prob*(c_load + c_para)
transition_prob = spice["nor2_transition_prob"]
return transition_prob*(c_load + c_para)