luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Detect via size for power ring.

This commit is contained in:
Matt Guthaus 2018-03-19 15:57:26 -07:00
parent ed2fa10caa
commit 5bf915a232
2 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
compiler/base/hierarchy_layout.py
View File

@ -639,6 +639,7 @@ class layout(lef.lef):
if c.second_layer_width < self.supply_rail_width and c.second_layer_height < self.supply_rail_width: if c.second_layer_width < self.supply_rail_width and c.second_layer_height < self.supply_rail_width:
self.supply_vias += 1 self.supply_vias += 1
else: else:
self.supply_vias -= 1
break break
via_points = [vector(self.left_gnd_x_center, self.bottom_gnd_y_center), via_points = [vector(self.left_gnd_x_center, self.bottom_gnd_y_center),

8
compiler/modules/bank.py
View File

@ -147,7 +147,8 @@ class bank(design.design):
# Width for the vdd/gnd rails # Width for the vdd/gnd rails
self.supply_rail_width = 4*self.m2_width self.supply_rail_width = 4*self.m2_width
self.supply_rail_pitch = self.supply_rail_width + 2*self.m2_space # FIXME: This spacing should be width dependent...
self.supply_rail_pitch = self.supply_rail_width + 4*self.m2_space
# Number of control lines in the bus # Number of control lines in the bus
self.num_control_lines = 6 self.num_control_lines = 6
@ -169,7 +170,8 @@ class bank(design.design):
self.m2_pitch = contact.m2m3.height + max(self.m2_space,self.m3_space) self.m2_pitch = contact.m2m3.height + max(self.m2_space,self.m3_space)
# The width of this bus is needed to place other modules (e.g. decoder) # The width of this bus is needed to place other modules (e.g. decoder)
self.central_bus_width = self.m2_pitch * self.num_control_lines # A width on each side too
self.central_bus_width = self.m2_pitch * self.num_control_lines + 2*self.m2_width
@ -533,7 +535,7 @@ class bank(design.design):
# and control lines. # and control lines.
# The bank is at (0,0), so this is to the left of the y-axis. # The bank is at (0,0), so this is to the left of the y-axis.
# 2 pitches on the right for vias/jogs to access the inputs # 2 pitches on the right for vias/jogs to access the inputs
control_bus_x_offset = -self.m2_pitch * self.num_control_lines control_bus_x_offset = -self.m2_pitch * self.num_control_lines - self.m2_width
# Track the bus offsets for other modules to access # Track the bus offsets for other modules to access
self.bus_xoffset = {} self.bus_xoffset = {}