luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

place wl_en pin on wl drivers in absence of rbl_wl driver

This commit is contained in:
Sam Crow 2023-06-05 15:26:11 -07:00
parent 0b5039cc89
commit 5b10f06be6
1 changed files with 13 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
compiler/modules/port_address.py
View File

@ -131,14 +131,16 @@ class port_address(design):
offset=driver_in_pos) offset=driver_in_pos)
# Route the RBL from the enable input # Route the RBL from the enable input
en_pin = self.wordline_driver_array_inst.get_pin("en")
if self.port == 0:
en_pos = en_pin.bc()
else:
en_pos = en_pin.uc()
if self.has_rbl: if self.has_rbl:
en_pin = self.wordline_driver_array_inst.get_pin("en")
if self.port == 0:
en_pos = en_pin.bc()
else:
en_pos = en_pin.uc()
rbl_in_pin = self.rbl_driver_inst.get_pin("A") rbl_in_pin = self.rbl_driver_inst.get_pin("A")
rbl_in_pos = rbl_in_pin.center() rbl_in_pos = rbl_in_pin.center()
wl_en_offset = rbl_in_pos
self.add_via_stack_center(from_layer=rbl_in_pin.layer, self.add_via_stack_center(from_layer=rbl_in_pin.layer,
to_layer=en_pin.layer, to_layer=en_pin.layer,
@ -147,9 +149,12 @@ class port_address(design):
start=rbl_in_pos, start=rbl_in_pos,
end=en_pos, end=en_pos,
first_direction="V") first_direction="V")
self.add_layout_pin_rect_center(text="wl_en", else:
layer=en_pin.layer, wl_en_offset = en_pos
offset=rbl_in_pos)
self.add_layout_pin_rect_center(text="wl_en",
layer=en_pin.layer,
offset=wl_en_offset)
def add_modules(self): def add_modules(self):