mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-03 08:27:11 +02:00
singleport bitcell array laying out
This commit is contained in:
@@ -41,7 +41,6 @@ from .local_bitcell_array import *
|
||||
from .nand2_dec import *
|
||||
from .nand3_dec import *
|
||||
from .nand4_dec import *
|
||||
from .orig_bitcell_array import *
|
||||
from .pand2 import *
|
||||
from .pand3 import *
|
||||
from .pand4 import *
|
||||
|
||||
Reference in New Issue
Block a user