luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-22 06:07:31 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge fixes

Browse Source
This commit is contained in:
mrg
2019-06-03 15:31:49 -07:00
parent 7b8c2cac30 72f4a223c3
commit 58f51b72f1
2 changed files with 1 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/bitcells/pbitcell.py
+1 -1
View File
@@ -221,7 +221,7 @@ class pbitcell(design.design):
inverter_pmos_contact_extension = 0.5*(self.inverter_pmos.active_contact.height - self.inverter_pmos.active_height)
inverter_nmos_contact_extension = 0.5*(self.inverter_nmos.active_contact.height - self.inverter_nmos.active_height)
self.inverter_gap = max(self.poly_to_active, self.m1_space + inverter_nmos_contact_extension) \
+ self.poly_to_polycontact + 2*contact.poly.width \
+ self.poly_to_polycontact + 2*contact.poly.height \
+ self.m1_space + inverter_pmos_contact_extension
self.cross_couple_lower_ypos = self.inverter_nmos_ypos + self.inverter_nmos.active_height \
+ max(self.poly_to_active, self.m1_space + inverter_nmos_contact_extension) \
compiler/sram/sram_base.py
-1
View File
@@ -135,7 +135,6 @@ class sram_base(design, verilog, lef):
self.copy_power_pins(inst,"vdd")
self.copy_power_pins(inst,"gnd")
import tech
if not OPTS.route_supplies:
# Do not route the power supply (leave as must-connect pins)