mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-03 08:27:11 +02:00
Over-ride build_graph in row/col caps to remove incorrect graph error.
This commit is contained in:
@@ -20,3 +20,10 @@ class col_cap_bitcell_1port(bitcell_base):
|
||||
debug.info(2, "Create col_cap bitcell 1 port object")
|
||||
|
||||
self.no_instances = True
|
||||
|
||||
def build_graph(self, graph, inst_name, port_nets):
|
||||
"""
|
||||
Adds edges based on inputs/outputs.
|
||||
Overrides base class function.
|
||||
"""
|
||||
pass
|
||||
|
||||
@@ -20,3 +20,10 @@ class col_cap_bitcell_2port(bitcell_base):
|
||||
debug.info(2, "Create col_cap bitcell 2 port object")
|
||||
|
||||
self.no_instances = True
|
||||
|
||||
def build_graph(self, graph, inst_name, port_nets):
|
||||
"""
|
||||
Adds edges based on inputs/outputs.
|
||||
Overrides base class function.
|
||||
"""
|
||||
pass
|
||||
|
||||
@@ -20,3 +20,10 @@ class row_cap_bitcell_1port(bitcell_base):
|
||||
debug.info(2, "Create row_cap bitcell 1 port object")
|
||||
|
||||
self.no_instances = True
|
||||
|
||||
def build_graph(self, graph, inst_name, port_nets):
|
||||
"""
|
||||
Adds edges based on inputs/outputs.
|
||||
Overrides base class function.
|
||||
"""
|
||||
pass
|
||||
|
||||
@@ -20,3 +20,10 @@ class row_cap_bitcell_2port(bitcell_base):
|
||||
debug.info(2, "Create row_cap bitcell 2 port object")
|
||||
|
||||
self.no_instances = True
|
||||
|
||||
def build_graph(self, graph, inst_name, port_nets):
|
||||
"""
|
||||
Adds edges based on inputs/outputs.
|
||||
Overrides base class function.
|
||||
"""
|
||||
pass
|
||||
|
||||
Reference in New Issue
Block a user