luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 00:53:28 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fixed lib files to be syntactically correct with multiport. Fixed issue in geometry.py that prevented netlist_only option from working.

Browse Source
This commit is contained in:
Hunter Nichols
2018-10-22 23:33:01 -07:00
parent 62439bdac6
commit 53cb4e7f5e
6 changed files with 33 additions and 30 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/04_bitcell_1rw_1r_test.py
+1 -1
View File
@@ -13,7 +13,7 @@ import debug
OPTS = globals.OPTS
#@unittest.skip("SKIPPING 04_bitcell_1rw_1r_test")
@unittest.skip("SKIPPING 04_bitcell_1rw_1r_test")
class bitcell_1rw_1r_test(openram_test):
def runTest(self):