luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

check for cell prop names list

This commit is contained in:
jcirimel 2020-11-18 10:47:05 -08:00
parent 825375d76d
commit 520b496611
1 changed files with 8 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
compiler/base/design.py
View File

@ -26,10 +26,16 @@ class design(hierarchy_design):
# This allows us to use different GDS/spice circuits for hard cells instead of the default ones # This allows us to use different GDS/spice circuits for hard cells instead of the default ones
# Except bitcell names are generated automatically by the globals.py setup_bitcells routines # Except bitcell names are generated automatically by the globals.py setup_bitcells routines
# depending on the number of ports. # depending on the number of ports.
if name in props.names: if name in props.names:
cell_name = props.names[name] if isinstance(name , list):
num_ports = OPTS.num_rw_ports + OPTS.num_r_ports + OPTS.num_w_ports
cell_name = props.names[name][num_ports]
else:
cell_name = props.name[name]
elif not cell_name: elif not cell_name:
cell_name = name cell_name = nacell_name = props.name[name]
super().__init__(name, cell_name) super().__init__(name, cell_name)
# This means it is a custom cell. # This means it is a custom cell.