luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix typo

This commit is contained in:
jcirimel 2020-11-18 11:02:40 -08:00
parent 520b496611
commit 50a0b88ef8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/base/design.py
View File

@ -35,7 +35,7 @@ class design(hierarchy_design):
cell_name = props.name[name] cell_name = props.name[name]
elif not cell_name: elif not cell_name:
cell_name = nacell_name = props.name[name] cell_name = name
super().__init__(name, cell_name) super().__init__(name, cell_name)
# This means it is a custom cell. # This means it is a custom cell.