luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merged and fixed conflicts with dev

Browse Source
This commit is contained in:
Hunter Nichols
2019-06-25 16:55:50 -07:00
parent 4f3340e973 3bd69d2759
commit 4e08e2da87
311 changed files with 14271 additions and 1503 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/05_bitcell_array_test.py
+7 -7
View File
@@ -1,19 +1,19 @@
#!/usr/bin/env python3
# See LICENSE for licensing information.
#
#Copyright (c) 2016-2019 Regents of the University of California and The Board
#of Regents for the Oklahoma Agricultural and Mechanical College
#(acting for and on behalf of Oklahoma State University)
#All rights reserved.
# Copyright (c) 2016-2019 Regents of the University of California and The Board
# of Regents for the Oklahoma Agricultural and Mechanical College
# (acting for and on behalf of Oklahoma State University)
# All rights reserved.
#
"""
Run a regression test on a basic array
"""
import unittest
from testutils import header,openram_test
from testutils import *
import sys,os
sys.path.append(os.path.join(sys.path[0],".."))
sys.path.append(os.getenv("OPENRAM_HOME"))
import globals
from globals import OPTS
from sram_factory import factory
@@ -37,4 +37,4 @@ if __name__ == "__main__":
(OPTS, args) = globals.parse_args()
del sys.argv[1:]
header(__file__, OPTS.tech_name)
unittest.main()
unittest.main(testRunner=debugTestRunner())