luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Makefiles don't run DRC/LVS for now.

This commit is contained in:
Matt Guthaus 2018-02-22 11:14:36 -08:00
parent fbc2d772be
commit 4dc1f57881
2 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/freepdk45/Makefile
View File

@ -1,7 +1,7 @@
CUR_DIR = $(shell pwd) CUR_DIR = $(shell pwd)
TEST_DIR = ${CUR_DIR}/tests TEST_DIR = ${CUR_DIR}/tests
MAKEFLAGS += -j 2 #MAKEFLAGS += -j 2
CONFIG_DIR = configs CONFIG_DIR = configs
OUT_DIRS = sp lib lef gds verilog OUT_DIRS = sp lib lef gds verilog
@ -14,7 +14,7 @@ all : $(SPICES)
# Characterize and perform DRC/LVS # Characterize and perform DRC/LVS
OPTS = -c OPTS = -c
# Do not characterize or perform DRC/LVS # Do not characterize or perform DRC/LVS
#OPTS = -n OPTS += -n
%.sp : %.py %.sp : %.py
$(eval bname=$(basename $(notdir $<))) $(eval bname=$(basename $(notdir $<)))
openram.py $(OPTS) $< 2>&1 > $(bname).log openram.py $(OPTS) $< 2>&1 > $(bname).log

6
lib/scn3me_subm/Makefile
View File

@ -1,7 +1,7 @@
CUR_DIR = $(shell pwd) CUR_DIR = $(shell pwd)
TEST_DIR = ${CUR_DIR}/tests TEST_DIR = ${CUR_DIR}/tests
MAKEFLAGS += -j 2 #MAKEFLAGS += -j 2
CONFIG_DIR = configs CONFIG_DIR = configs
OUT_DIRS = sp lib lef gds verilog OUT_DIRS = sp lib lef gds verilog
@ -12,9 +12,9 @@ SPICES=$(SRCS:.py=.sp)
all : $(SPICES) all : $(SPICES)
# Characterize and perform DRC/LVS # Characterize and perform DRC/LVS
OPTS = -c OPTS = -c
# Do not characterize or perform DRC/LVS # Do not characterize or perform DRC/LVS
#OPTS = -n OPTS += -n
%.sp : %.py %.sp : %.py
$(eval bname=$(basename $(notdir $<))) $(eval bname=$(basename $(notdir $<)))
openram.py $(OPTS) $< 2>&1 > $(bname).log openram.py $(OPTS) $< 2>&1 > $(bname).log