luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 16:31:08 +02:00
Code Issues Packages Projects Releases Wiki Activity

Share nominal temperature and voltage. Nominal instead of typical.

Browse Source
This commit is contained in:
Matt Guthaus
2019-09-04 16:53:58 -07:00
parent 585ce63dff
commit 4c3b171b72
5 changed files with 10 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/characterizer/simulation.py
+2 -2
View File
@@ -48,8 +48,8 @@ class simulation():
self.slew = tech.spice["rise_time"]*2
self.load = tech.spice["dff_in_cap"]*4
self.v_high = self.vdd_voltage - tech.spice["v_threshold_typical"]
self.v_low = tech.spice["v_threshold_typical"]
self.v_high = self.vdd_voltage - tech.spice["nom_threshold"]
self.v_low = tech.spice["nom_threshold"]
self.gnd_voltage = 0
def create_signal_names(self):