luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

top level boundary fixes

This commit is contained in:
Jacob Walker 2023-03-13 17:05:57 -07:00
parent 7fe5ed5c41
commit 4c34a54d32
1 changed files with 11 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
compiler/modules/rom_bank.py
View File

@ -77,8 +77,6 @@ class rom_bank(design):
if not OPTS.is_unit_test:
print_time("Placement", datetime.datetime.now(), start_time)
self.height = self.array_inst.height
self.width = self.array_inst.width
self.add_boundary()
start_time = datetime.datetime.now()
@ -93,6 +91,17 @@ class rom_bank(design):
self.DRC_LVS(final_verification=OPTS.route_supplies, force_check=OPTS.check_lvsdrc)
print_time("Verification", datetime.datetime.now(), start_time)
def add_boundary(self):
ll = self.find_lowest_coords()
m1_offset = self.m1_width
self.translate_all(vector(0, ll.y))
ur = self.find_highest_coords()
ur = vector(ur.x, ur.y)
super().add_boundary(vector(0, 0), ur)
self.width = ur.x
self.height = ur.y
def route_layout(self):
self.route_decode_outputs()
self.route_precharge()