mirror of https://github.com/VLSIDA/OpenRAM.git
Remove old scn3me golden results. Remove indices from new golden results.
This commit is contained in:
Matt Guthaus
parent
fe077a453a
commit
49d0b9d69c
|
|
@ -93,7 +93,7 @@ cell (sram_2_16_1_freepdk45){
|
||||||
address : ADDR0;
|
address : ADDR0;
|
||||||
clocked_on : clk0;
|
clocked_on : clk0;
|
||||||
}
|
}
|
||||||
pin(DIN0[1:0]){
|
pin(DIN0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_type : setup_rising;
|
timing_type : setup_rising;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
@ -132,7 +132,7 @@ cell (sram_2_16_1_freepdk45){
|
||||||
memory_read(){
|
memory_read(){
|
||||||
address : ADDR0;
|
address : ADDR0;
|
||||||
}
|
}
|
||||||
pin(DOUT0[1:0]){
|
pin(DOUT0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_sense : non_unate;
|
timing_sense : non_unate;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
@ -166,7 +166,7 @@ cell (sram_2_16_1_freepdk45){
|
||||||
direction : input;
|
direction : input;
|
||||||
capacitance : 0.2091;
|
capacitance : 0.2091;
|
||||||
max_transition : 0.04;
|
max_transition : 0.04;
|
||||||
pin(ADDR0[3:0]){
|
pin(ADDR0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_type : setup_rising;
|
timing_type : setup_rising;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
|
||||||
|
|
@ -93,7 +93,7 @@ cell (sram_2_16_1_freepdk45){
|
||||||
address : ADDR0;
|
address : ADDR0;
|
||||||
clocked_on : clk0;
|
clocked_on : clk0;
|
||||||
}
|
}
|
||||||
pin(DIN0[1:0]){
|
pin(DIN0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_type : setup_rising;
|
timing_type : setup_rising;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
@ -132,7 +132,7 @@ cell (sram_2_16_1_freepdk45){
|
||||||
memory_read(){
|
memory_read(){
|
||||||
address : ADDR0;
|
address : ADDR0;
|
||||||
}
|
}
|
||||||
pin(DOUT0[1:0]){
|
pin(DOUT0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_sense : non_unate;
|
timing_sense : non_unate;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
@ -166,7 +166,7 @@ cell (sram_2_16_1_freepdk45){
|
||||||
direction : input;
|
direction : input;
|
||||||
capacitance : 0.2091;
|
capacitance : 0.2091;
|
||||||
max_transition : 0.04;
|
max_transition : 0.04;
|
||||||
pin(ADDR0[3:0]){
|
pin(ADDR0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_type : setup_rising;
|
timing_type : setup_rising;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
|
||||||
|
|
@ -93,7 +93,7 @@ cell (sram_2_16_1_freepdk45){
|
||||||
address : ADDR0;
|
address : ADDR0;
|
||||||
clocked_on : clk0;
|
clocked_on : clk0;
|
||||||
}
|
}
|
||||||
pin(DIN0[1:0]){
|
pin(DIN0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_type : setup_rising;
|
timing_type : setup_rising;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
@ -132,7 +132,7 @@ cell (sram_2_16_1_freepdk45){
|
||||||
memory_read(){
|
memory_read(){
|
||||||
address : ADDR0;
|
address : ADDR0;
|
||||||
}
|
}
|
||||||
pin(DOUT0[1:0]){
|
pin(DOUT0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_sense : non_unate;
|
timing_sense : non_unate;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
@ -166,7 +166,7 @@ cell (sram_2_16_1_freepdk45){
|
||||||
direction : input;
|
direction : input;
|
||||||
capacitance : 0.2091;
|
capacitance : 0.2091;
|
||||||
max_transition : 0.04;
|
max_transition : 0.04;
|
||||||
pin(ADDR0[3:0]){
|
pin(ADDR0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_type : setup_rising;
|
timing_type : setup_rising;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
|
||||||
File diff suppressed because it is too large
Load Diff
|
|
@ -1,681 +0,0 @@
|
||||||
* OpenRAM generated memory.
|
|
||||||
* User: mrg
|
|
||||||
.global vdd gnd
|
|
||||||
*master-slave flip-flop with both output and inverted ouput
|
|
||||||
|
|
||||||
.subckt ms_flop din dout dout_bar clk vdd gnd
|
|
||||||
xmaster din mout mout_bar clk clk_bar vdd gnd dlatch
|
|
||||||
xslave mout_bar dout_bar dout clk_bar clk_nn vdd gnd dlatch
|
|
||||||
.ends flop
|
|
||||||
|
|
||||||
.subckt dlatch din dout dout_bar clk clk_bar vdd gnd
|
|
||||||
*clk inverter
|
|
||||||
mPff1 clk_bar clk vdd vdd p W=1.8u L=0.6u m=1
|
|
||||||
mNff1 clk_bar clk gnd gnd n W=0.9u L=0.6u m=1
|
|
||||||
|
|
||||||
*transmission gate 1
|
|
||||||
mtmP1 din clk int1 vdd p W=1.8u L=0.6u m=1
|
|
||||||
mtmN1 din clk_bar int1 gnd n W=0.9u L=0.6u m=1
|
|
||||||
|
|
||||||
*foward inverter
|
|
||||||
mPff3 dout_bar int1 vdd vdd p W=1.8u L=0.6u m=1
|
|
||||||
mNff3 dout_bar int1 gnd gnd n W=0.9u L=0.6u m=1
|
|
||||||
|
|
||||||
*backward inverter
|
|
||||||
mPff4 dout dout_bar vdd vdd p W=1.8u L=0.6u m=1
|
|
||||||
mNf4 dout dout_bar gnd gnd n W=0.9u L=0.6u m=1
|
|
||||||
|
|
||||||
*transmission gate 2
|
|
||||||
mtmP2 int1 clk_bar dout vdd p W=1.8u L=0.6u m=1
|
|
||||||
mtmN2 int1 clk dout gnd n W=0.9u L=0.6u m=1
|
|
||||||
.ends dlatch
|
|
||||||
|
|
||||||
|
|
||||||
.SUBCKT inv_nmos11 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS inv_nmos11
|
|
||||||
|
|
||||||
.SUBCKT inv_pmos12 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS inv_pmos12
|
|
||||||
|
|
||||||
.SUBCKT pinv A Z vdd gnd
|
|
||||||
Xpinv_nmos Z A gnd gnd inv_nmos11
|
|
||||||
Xpinv_pmos Z A vdd vdd inv_pmos12
|
|
||||||
.ENDS pinv
|
|
||||||
|
|
||||||
.SUBCKT nand_2_nmos13 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_2_nmos13
|
|
||||||
|
|
||||||
.SUBCKT nand_2_nmos24 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_2_nmos24
|
|
||||||
|
|
||||||
.SUBCKT nand_2_pmos15 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_2_pmos15
|
|
||||||
|
|
||||||
.SUBCKT nand_2_pmos26 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_2_pmos26
|
|
||||||
|
|
||||||
.SUBCKT nand2 A B Z vdd gnd
|
|
||||||
Xnmos1 Z A net1 gnd nand_2_nmos13
|
|
||||||
Xnmos2 net1 B gnd gnd nand_2_nmos24
|
|
||||||
Xpmos1 vdd A Z vdd nand_2_pmos15
|
|
||||||
Xpmos2 Z B vdd vdd nand_2_pmos26
|
|
||||||
.ENDS nand2
|
|
||||||
|
|
||||||
.SUBCKT nand_3_nmos17 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=3.6u l=0.6u
|
|
||||||
.ENDS nand_3_nmos17
|
|
||||||
|
|
||||||
.SUBCKT nand_3_nmos28 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=3.6u l=0.6u
|
|
||||||
.ENDS nand_3_nmos28
|
|
||||||
|
|
||||||
.SUBCKT nand_3_nmos39 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=3.6u l=0.6u
|
|
||||||
.ENDS nand_3_nmos39
|
|
||||||
|
|
||||||
.SUBCKT nand_3_pmos110 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_3_pmos110
|
|
||||||
|
|
||||||
.SUBCKT nand_3_pmos211 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_3_pmos211
|
|
||||||
|
|
||||||
.SUBCKT nand_3_pmos312 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_3_pmos312
|
|
||||||
|
|
||||||
.SUBCKT NAND3 A B C Z vdd gnd
|
|
||||||
Xnmos1 net2 A gnd gnd nand_3_nmos17
|
|
||||||
Xnmos2 net1 B net2 gnd nand_3_nmos28
|
|
||||||
Xnmos3 Z C net1 gnd nand_3_nmos39
|
|
||||||
Xpmos1 Z A vdd vdd nand_3_pmos110
|
|
||||||
Xpmos2 vdd B Z vdd nand_3_pmos211
|
|
||||||
Xpmos3 Z C vdd vdd nand_3_pmos312
|
|
||||||
.ENDS NAND3
|
|
||||||
|
|
||||||
.SUBCKT inv_nmos113 D G S B
|
|
||||||
Mnmos D G S B n m=4 w=1.2u l=0.6u
|
|
||||||
.ENDS inv_nmos113
|
|
||||||
|
|
||||||
.SUBCKT inv_pmos114 D G S B
|
|
||||||
Mpmos D G S B p m=4 w=2.4u l=0.6u
|
|
||||||
.ENDS inv_pmos114
|
|
||||||
|
|
||||||
.SUBCKT pinv4 A Z vdd gnd
|
|
||||||
Xpinv_nmos Z A gnd gnd inv_nmos113
|
|
||||||
Xpinv_pmos Z A vdd vdd inv_pmos114
|
|
||||||
.ENDS pinv4
|
|
||||||
|
|
||||||
.SUBCKT nor_2_nmos123 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS nor_2_nmos123
|
|
||||||
|
|
||||||
.SUBCKT nor_2_nmos224 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS nor_2_nmos224
|
|
||||||
|
|
||||||
.SUBCKT nor_2_pmos125 D G S B
|
|
||||||
Mpmos D G S B p m=4 w=1.2u l=0.6u
|
|
||||||
.ENDS nor_2_pmos125
|
|
||||||
|
|
||||||
.SUBCKT nor_2_pmos226 D G S B
|
|
||||||
Mpmos D G S B p m=4 w=1.2u l=0.6u
|
|
||||||
.ENDS nor_2_pmos226
|
|
||||||
|
|
||||||
.SUBCKT nor2 A B Z vdd gnd
|
|
||||||
Xnmos1 Z A gnd gnd nor_2_nmos123
|
|
||||||
Xnmos2 Z B gnd gnd nor_2_nmos224
|
|
||||||
Xpmos1 vdd A net1 vdd nor_2_pmos125
|
|
||||||
Xpmos2 net1 B Z vdd nor_2_pmos226
|
|
||||||
.ENDS nor2
|
|
||||||
|
|
||||||
.SUBCKT msf_control DATA[0] DATA[1] DATA[2] data_in[0] data_in_bar[0] data_in[1] data_in_bar[1] data_in[2] data_in_bar[2] clk vdd gnd
|
|
||||||
XXdff0 DATA[0] data_in[0] data_in_bar[0] clk vdd gnd ms_flop
|
|
||||||
XXdff1 DATA[1] data_in[1] data_in_bar[1] clk vdd gnd ms_flop
|
|
||||||
XXdff2 DATA[2] data_in[2] data_in_bar[2] clk vdd gnd ms_flop
|
|
||||||
.ENDS msf_control
|
|
||||||
|
|
||||||
*********************** "cell_6t" ******************************
|
|
||||||
.SUBCKT replica_cell_6t bl br wl vdd gnd
|
|
||||||
M_1 gnd net_2 vdd vdd p W='0.9u' L=1.2u
|
|
||||||
M_2 net_2 gnd vdd vdd p W='0.9u' L=1.2u
|
|
||||||
M_3 br wl net_2 gnd n W='1.2u' L=0.6u
|
|
||||||
M_4 bl wl gnd gnd n W='1.2u' L=0.6u
|
|
||||||
M_5 net_2 gnd gnd gnd n W='2.4u' L=0.6u
|
|
||||||
M_6 gnd net_2 gnd gnd n W='2.4u' L=0.6u
|
|
||||||
.ENDS $ replica_cell_6t
|
|
||||||
|
|
||||||
*********************** "cell_6t" ******************************
|
|
||||||
.SUBCKT cell_6t bl br wl vdd gnd
|
|
||||||
M_1 net_1 net_2 vdd vdd p W='0.9u' L=1.2u
|
|
||||||
M_2 net_2 net_1 vdd vdd p W='0.9u' L=1.2u
|
|
||||||
M_3 br wl net_2 gnd n W='1.2u' L=0.6u
|
|
||||||
M_4 bl wl net_1 gnd n W='1.2u' L=0.6u
|
|
||||||
M_5 net_2 net_1 gnd gnd n W='2.4u' L=0.6u
|
|
||||||
M_6 net_1 net_2 gnd gnd n W='2.4u' L=0.6u
|
|
||||||
.ENDS $ cell_6t
|
|
||||||
|
|
||||||
.SUBCKT bitline_load bl[0] br[0] wl[0] wl[1] vdd gnd
|
|
||||||
Xbit_r0_c0 bl[0] br[0] wl[0] vdd gnd cell_6t
|
|
||||||
Xbit_r1_c0 bl[0] br[0] wl[1] vdd gnd cell_6t
|
|
||||||
.ENDS bitline_load
|
|
||||||
|
|
||||||
.SUBCKT inv_nmos127 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS inv_nmos127
|
|
||||||
|
|
||||||
.SUBCKT inv_pmos128 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=3.6u l=0.6u
|
|
||||||
.ENDS inv_pmos128
|
|
||||||
|
|
||||||
.SUBCKT delay_chain_inv A Z vdd gnd
|
|
||||||
Xpinv_nmos Z A gnd gnd inv_nmos127
|
|
||||||
Xpinv_pmos Z A vdd vdd inv_pmos128
|
|
||||||
.ENDS delay_chain_inv
|
|
||||||
|
|
||||||
.SUBCKT delay_chain clk_in clk_out vdd gnd
|
|
||||||
Xinv_chain0 clk_in s1 vdd gnd delay_chain_inv
|
|
||||||
Xinv_chain1 s1 s2 vdd gnd delay_chain_inv
|
|
||||||
Xinv_chain2 s2 s3 vdd gnd delay_chain_inv
|
|
||||||
Xinv_chain3 s3 clk_out vdd gnd delay_chain_inv
|
|
||||||
.ENDS delay_chain
|
|
||||||
|
|
||||||
.SUBCKT inv_nmos129 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS inv_nmos129
|
|
||||||
|
|
||||||
.SUBCKT inv_pmos130 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=3.6u l=0.6u
|
|
||||||
.ENDS inv_pmos130
|
|
||||||
|
|
||||||
.SUBCKT RBL_inv A Z vdd gnd
|
|
||||||
Xpinv_nmos Z A gnd gnd inv_nmos129
|
|
||||||
Xpinv_pmos Z A vdd vdd inv_pmos130
|
|
||||||
.ENDS RBL_inv
|
|
||||||
|
|
||||||
.SUBCKT nor_2_nmos139 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS nor_2_nmos139
|
|
||||||
|
|
||||||
.SUBCKT nor_2_nmos240 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS nor_2_nmos240
|
|
||||||
|
|
||||||
.SUBCKT nor_2_pmos141 D G S B
|
|
||||||
Mpmos D G S B p m=4 w=1.2u l=0.6u
|
|
||||||
.ENDS nor_2_pmos141
|
|
||||||
|
|
||||||
.SUBCKT nor_2_pmos242 D G S B
|
|
||||||
Mpmos D G S B p m=4 w=1.2u l=0.6u
|
|
||||||
.ENDS nor_2_pmos242
|
|
||||||
|
|
||||||
.SUBCKT replica_bitline_nor2 A B Z vdd gnd
|
|
||||||
Xnmos1 Z A gnd gnd nor_2_nmos139
|
|
||||||
Xnmos2 Z B gnd gnd nor_2_nmos240
|
|
||||||
Xpmos1 vdd A net1 vdd nor_2_pmos141
|
|
||||||
Xpmos2 net1 B Z vdd nor_2_pmos242
|
|
||||||
.ENDS replica_bitline_nor2
|
|
||||||
|
|
||||||
.SUBCKT access_tx43 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS access_tx43
|
|
||||||
|
|
||||||
.SUBCKT replica_bitline en out vdd gnd
|
|
||||||
XBL_inv bl[0] out vdd gnd RBL_inv
|
|
||||||
XBL_access_tx vdd delayed_en bl[0] vdd access_tx43
|
|
||||||
Xdelay_chain en delayed_en vdd gnd delay_chain
|
|
||||||
Xbitcell bl[0] br[0] delayed_en vdd gnd replica_cell_6t
|
|
||||||
Xload bl[0] br[0] gnd gnd vdd gnd bitline_load
|
|
||||||
.ENDS replica_bitline
|
|
||||||
|
|
||||||
.SUBCKT control_logic CSb WEb OEb s_en w_en tri_en tri_en_bar clk_bar clk vdd gnd
|
|
||||||
Xmsf_control CSb WEb OEb CS_bar CS WE_bar WE OE_bar OE clk vdd gnd msf_control
|
|
||||||
Xclk_inverter clk clk_bar vdd gnd pinv4
|
|
||||||
Xnor2 clk OE_bar tri_en vdd gnd nor2
|
|
||||||
Xnand2_tri_en OE clk_bar tri_en_bar vdd gnd nand2
|
|
||||||
Xreplica_bitline rblk pre_s_en vdd gnd replica_bitline
|
|
||||||
Xinv_s_en1 pre_s_en_bar s_en vdd gnd pinv
|
|
||||||
Xinv_s_en2 pre_s_en pre_s_en_bar vdd gnd pinv
|
|
||||||
XNAND3_rblk_bar clk_bar OE CS rblk_bar vdd gnd NAND3
|
|
||||||
XNAND3_w_en_bar clk_bar WE CS w_en_bar vdd gnd NAND3
|
|
||||||
Xinv_rblk rblk_bar rblk vdd gnd pinv
|
|
||||||
Xinv_w_en w_en_bar pre_w_en vdd gnd pinv
|
|
||||||
Xinv_w_en1 pre_w_en pre_w_en1 vdd gnd pinv
|
|
||||||
Xinv_w_en2 pre_w_en1 w_en vdd gnd pinv
|
|
||||||
.ENDS control_logic
|
|
||||||
|
|
||||||
.SUBCKT bitcell_array bl[0] br[0] bl[1] br[1] wl[0] wl[1] wl[2] wl[3] wl[4] wl[5] wl[6] wl[7] wl[8] wl[9] wl[10] wl[11] wl[12] wl[13] wl[14] wl[15] vdd gnd
|
|
||||||
Xbit_r0_c0 bl[0] br[0] wl[0] vdd gnd cell_6t
|
|
||||||
Xbit_r1_c0 bl[0] br[0] wl[1] vdd gnd cell_6t
|
|
||||||
Xbit_r2_c0 bl[0] br[0] wl[2] vdd gnd cell_6t
|
|
||||||
Xbit_r3_c0 bl[0] br[0] wl[3] vdd gnd cell_6t
|
|
||||||
Xbit_r4_c0 bl[0] br[0] wl[4] vdd gnd cell_6t
|
|
||||||
Xbit_r5_c0 bl[0] br[0] wl[5] vdd gnd cell_6t
|
|
||||||
Xbit_r6_c0 bl[0] br[0] wl[6] vdd gnd cell_6t
|
|
||||||
Xbit_r7_c0 bl[0] br[0] wl[7] vdd gnd cell_6t
|
|
||||||
Xbit_r8_c0 bl[0] br[0] wl[8] vdd gnd cell_6t
|
|
||||||
Xbit_r9_c0 bl[0] br[0] wl[9] vdd gnd cell_6t
|
|
||||||
Xbit_r10_c0 bl[0] br[0] wl[10] vdd gnd cell_6t
|
|
||||||
Xbit_r11_c0 bl[0] br[0] wl[11] vdd gnd cell_6t
|
|
||||||
Xbit_r12_c0 bl[0] br[0] wl[12] vdd gnd cell_6t
|
|
||||||
Xbit_r13_c0 bl[0] br[0] wl[13] vdd gnd cell_6t
|
|
||||||
Xbit_r14_c0 bl[0] br[0] wl[14] vdd gnd cell_6t
|
|
||||||
Xbit_r15_c0 bl[0] br[0] wl[15] vdd gnd cell_6t
|
|
||||||
Xbit_r0_c1 bl[1] br[1] wl[0] vdd gnd cell_6t
|
|
||||||
Xbit_r1_c1 bl[1] br[1] wl[1] vdd gnd cell_6t
|
|
||||||
Xbit_r2_c1 bl[1] br[1] wl[2] vdd gnd cell_6t
|
|
||||||
Xbit_r3_c1 bl[1] br[1] wl[3] vdd gnd cell_6t
|
|
||||||
Xbit_r4_c1 bl[1] br[1] wl[4] vdd gnd cell_6t
|
|
||||||
Xbit_r5_c1 bl[1] br[1] wl[5] vdd gnd cell_6t
|
|
||||||
Xbit_r6_c1 bl[1] br[1] wl[6] vdd gnd cell_6t
|
|
||||||
Xbit_r7_c1 bl[1] br[1] wl[7] vdd gnd cell_6t
|
|
||||||
Xbit_r8_c1 bl[1] br[1] wl[8] vdd gnd cell_6t
|
|
||||||
Xbit_r9_c1 bl[1] br[1] wl[9] vdd gnd cell_6t
|
|
||||||
Xbit_r10_c1 bl[1] br[1] wl[10] vdd gnd cell_6t
|
|
||||||
Xbit_r11_c1 bl[1] br[1] wl[11] vdd gnd cell_6t
|
|
||||||
Xbit_r12_c1 bl[1] br[1] wl[12] vdd gnd cell_6t
|
|
||||||
Xbit_r13_c1 bl[1] br[1] wl[13] vdd gnd cell_6t
|
|
||||||
Xbit_r14_c1 bl[1] br[1] wl[14] vdd gnd cell_6t
|
|
||||||
Xbit_r15_c1 bl[1] br[1] wl[15] vdd gnd cell_6t
|
|
||||||
.ENDS bitcell_array
|
|
||||||
|
|
||||||
.SUBCKT lower_pmos44 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS lower_pmos44
|
|
||||||
|
|
||||||
.SUBCKT upper_pmos45 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS upper_pmos45
|
|
||||||
|
|
||||||
.SUBCKT precharge_cell bl br clk vdd
|
|
||||||
Xlower_pmos bl clk br vdd lower_pmos44
|
|
||||||
Xupper_pmos1 bl clk vdd vdd upper_pmos45
|
|
||||||
Xupper_pmos2 br clk vdd vdd upper_pmos45
|
|
||||||
.ENDS precharge_cell
|
|
||||||
|
|
||||||
.SUBCKT precharge_array bl[0] br[0] bl[1] br[1] clk vdd
|
|
||||||
Xpre_column_0 bl[0] br[0] clk vdd precharge_cell
|
|
||||||
Xpre_column_1 bl[1] br[1] clk vdd precharge_cell
|
|
||||||
.ENDS precharge_array
|
|
||||||
*********************** "sense_amp" ******************************
|
|
||||||
|
|
||||||
.SUBCKT sense_amp bl br dout sclk vdd gnd
|
|
||||||
M_1 dout net_1 vdd vdd p W='5.4*1u' L=0.6u
|
|
||||||
M_2 dout net_1 net_2 gnd n W='2.7*1u' L=0.6u
|
|
||||||
M_3 net_1 dout vdd vdd p W='5.4*1u' L=0.6u
|
|
||||||
M_4 net_1 dout net_2 gnd n W='2.7*1u' L=0.6u
|
|
||||||
M_5 bl sclk dout vdd p W='7.2*1u' L=0.6u
|
|
||||||
M_6 br sclk net_1 vdd p W='7.2*1u' L=0.6u
|
|
||||||
M_7 net_2 sclk gnd gnd n W='2.7*1u' L=0.6u
|
|
||||||
.ENDS sense_amp
|
|
||||||
|
|
||||||
|
|
||||||
.SUBCKT sense_amp_array bl[0] br[0] bl[1] br[1] data_out[0] data_out[1] sclk vdd gnd
|
|
||||||
Xsa_d0 bl[0] br[0] data_out[0] sclk vdd gnd sense_amp
|
|
||||||
Xsa_d1 bl[1] br[1] data_out[1] sclk vdd gnd sense_amp
|
|
||||||
.ENDS sense_amp_array
|
|
||||||
*********************** Write_Driver ******************************
|
|
||||||
.SUBCKT write_driver din bl br wen vdd gnd
|
|
||||||
|
|
||||||
**** Inverter to conver Data_in to data_in_bar ******
|
|
||||||
M_1 net_3 din gnd gnd n W='1.2*1u' L=0.6u
|
|
||||||
M_2 net_3 din vdd vdd p W='2.1*1u' L=0.6u
|
|
||||||
|
|
||||||
**** 2input nand gate follwed by inverter to drive BL ******
|
|
||||||
M_3 net_2 wen net_7 gnd n W='2.1*1u' L=0.6u
|
|
||||||
M_4 net_7 din gnd gnd n W='2.1*1u' L=0.6u
|
|
||||||
M_5 net_2 wen vdd vdd p W='2.1*1u' L=0.6u
|
|
||||||
M_6 net_2 din vdd vdd p W='2.1*1u' L=0.6u
|
|
||||||
|
|
||||||
|
|
||||||
M_7 net_1 net_2 vdd vdd p W='2.1*1u' L=0.6u
|
|
||||||
M_8 net_1 net_2 gnd gnd n W='1.2*1u' L=0.6u
|
|
||||||
|
|
||||||
**** 2input nand gate follwed by inverter to drive BR******
|
|
||||||
|
|
||||||
M_9 net_4 wen vdd vdd p W='2.1*1u' L=0.6u
|
|
||||||
M_10 net_4 wen net_8 gnd n W='2.1*1u' L=0.6u
|
|
||||||
M_11 net_8 net_3 gnd gnd n W='2.1*1u' L=0.6u
|
|
||||||
M_12 net_4 net_3 vdd vdd p W='2.1*1u' L=0.6u
|
|
||||||
|
|
||||||
M_13 net_6 net_4 vdd vdd p W='2.1*1u' L=0.6u
|
|
||||||
M_14 net_6 net_4 gnd gnd n W='1.2*1u' L=0.6u
|
|
||||||
|
|
||||||
************************************************
|
|
||||||
|
|
||||||
M_15 bl net_6 net_5 gnd n W='3.6*1u' L=0.6u
|
|
||||||
M_16 br net_1 net_5 gnd n W='3.6*1u' L=0.6u
|
|
||||||
M_17 net_5 wen gnd gnd n W='3.6*1u' L=0.6u
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
.ENDS $ write_driver
|
|
||||||
|
|
||||||
|
|
||||||
.SUBCKT write_driver_array data_in[0] data_in[1] bl[0] br[0] bl[1] br[1] wen vdd gnd
|
|
||||||
XXwrite_driver0 data_in[0] bl[0] br[0] wen vdd gnd write_driver
|
|
||||||
XXwrite_driver1 data_in[1] bl[1] br[1] wen vdd gnd write_driver
|
|
||||||
.ENDS write_driver_array
|
|
||||||
|
|
||||||
.SUBCKT inv_nmos147 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS inv_nmos147
|
|
||||||
|
|
||||||
.SUBCKT inv_pmos148 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS inv_pmos148
|
|
||||||
|
|
||||||
.SUBCKT INVERTER A Z vdd gnd
|
|
||||||
Xpinv_nmos Z A gnd gnd inv_nmos147
|
|
||||||
Xpinv_pmos Z A vdd vdd inv_pmos148
|
|
||||||
.ENDS INVERTER
|
|
||||||
|
|
||||||
.SUBCKT nand_2_nmos149 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_2_nmos149
|
|
||||||
|
|
||||||
.SUBCKT nand_2_nmos250 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_2_nmos250
|
|
||||||
|
|
||||||
.SUBCKT nand_2_pmos151 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_2_pmos151
|
|
||||||
|
|
||||||
.SUBCKT nand_2_pmos252 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_2_pmos252
|
|
||||||
|
|
||||||
.SUBCKT NAND2 A B Z vdd gnd
|
|
||||||
Xnmos1 Z A net1 gnd nand_2_nmos149
|
|
||||||
Xnmos2 net1 B gnd gnd nand_2_nmos250
|
|
||||||
Xpmos1 vdd A Z vdd nand_2_pmos151
|
|
||||||
Xpmos2 Z B vdd vdd nand_2_pmos252
|
|
||||||
.ENDS NAND2
|
|
||||||
|
|
||||||
.SUBCKT nand_2_nmos159 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_2_nmos159
|
|
||||||
|
|
||||||
.SUBCKT nand_2_nmos260 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_2_nmos260
|
|
||||||
|
|
||||||
.SUBCKT nand_2_pmos161 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_2_pmos161
|
|
||||||
|
|
||||||
.SUBCKT nand_2_pmos262 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_2_pmos262
|
|
||||||
|
|
||||||
.SUBCKT a_nand_2 A B Z vdd gnd
|
|
||||||
Xnmos1 Z A net1 gnd nand_2_nmos159
|
|
||||||
Xnmos2 net1 B gnd gnd nand_2_nmos260
|
|
||||||
Xpmos1 vdd A Z vdd nand_2_pmos161
|
|
||||||
Xpmos2 Z B vdd vdd nand_2_pmos262
|
|
||||||
.ENDS a_nand_2
|
|
||||||
|
|
||||||
.SUBCKT inv_nmos163 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS inv_nmos163
|
|
||||||
|
|
||||||
.SUBCKT inv_pmos164 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS inv_pmos164
|
|
||||||
|
|
||||||
.SUBCKT a_inv_1 A Z vdd gnd
|
|
||||||
Xpinv_nmos Z A gnd gnd inv_nmos163
|
|
||||||
Xpinv_pmos Z A vdd vdd inv_pmos164
|
|
||||||
.ENDS a_inv_1
|
|
||||||
|
|
||||||
.SUBCKT pre2x4 A[0] A[1] out[0] out[1] out[2] out[3] vdd gnd
|
|
||||||
XXpre2x4_inv[0] A[0] B[0] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_inv[1] A[1] B[1] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand_inv[0] Z[0] out[0] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand_inv[1] Z[1] out[1] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand_inv[2] Z[2] out[2] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand_inv[3] Z[3] out[3] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand[0] A[0] A[1] Z[3] vdd gnd a_nand_2
|
|
||||||
XXpre2x4_nand[1] B[0] A[1] Z[2] vdd gnd a_nand_2
|
|
||||||
XXpre2x4_nand[2] A[0] B[1] Z[1] vdd gnd a_nand_2
|
|
||||||
XXpre2x4_nand[3] B[0] B[1] Z[0] vdd gnd a_nand_2
|
|
||||||
.ENDS pre2x4
|
|
||||||
|
|
||||||
.SUBCKT nand_3_nmos165 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=3.6u l=0.6u
|
|
||||||
.ENDS nand_3_nmos165
|
|
||||||
|
|
||||||
.SUBCKT nand_3_nmos266 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=3.6u l=0.6u
|
|
||||||
.ENDS nand_3_nmos266
|
|
||||||
|
|
||||||
.SUBCKT nand_3_nmos367 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=3.6u l=0.6u
|
|
||||||
.ENDS nand_3_nmos367
|
|
||||||
|
|
||||||
.SUBCKT nand_3_pmos168 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_3_pmos168
|
|
||||||
|
|
||||||
.SUBCKT nand_3_pmos269 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_3_pmos269
|
|
||||||
|
|
||||||
.SUBCKT nand_3_pmos370 D G S B
|
|
||||||
Mpmos D G S B p m=1 w=2.4u l=0.6u
|
|
||||||
.ENDS nand_3_pmos370
|
|
||||||
|
|
||||||
.SUBCKT a_nand_3 A B C Z vdd gnd
|
|
||||||
Xnmos1 net2 A gnd gnd nand_3_nmos165
|
|
||||||
Xnmos2 net1 B net2 gnd nand_3_nmos266
|
|
||||||
Xnmos3 Z C net1 gnd nand_3_nmos367
|
|
||||||
Xpmos1 Z A vdd vdd nand_3_pmos168
|
|
||||||
Xpmos2 vdd B Z vdd nand_3_pmos269
|
|
||||||
Xpmos3 Z C vdd vdd nand_3_pmos370
|
|
||||||
.ENDS a_nand_3
|
|
||||||
|
|
||||||
.SUBCKT pre3x8 A[0] A[1] A[2] out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] vdd gnd
|
|
||||||
XXpre2x4_inv[0] A[0] B[0] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_inv[1] A[1] B[1] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_inv[2] A[2] B[2] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand_inv[0] Z[0] out[0] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand_inv[1] Z[1] out[1] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand_inv[2] Z[2] out[2] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand_inv[3] Z[3] out[3] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand_inv[4] Z[4] out[4] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand_inv[5] Z[5] out[5] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand_inv[6] Z[6] out[6] vdd gnd a_inv_1
|
|
||||||
XXpre2x4_nand_inv[7] Z[7] out[7] vdd gnd a_inv_1
|
|
||||||
XXpre3x8_nand[0] A[0] A[1] A[2] Z[7] vdd gnd a_nand_3
|
|
||||||
XXpre3x8_nand[1] A[0] A[1] B[2] Z[6] vdd gnd a_nand_3
|
|
||||||
XXpre3x8_nand[2] A[0] B[1] A[2] Z[5] vdd gnd a_nand_3
|
|
||||||
XXpre3x8_nand[3] A[0] B[1] B[2] Z[4] vdd gnd a_nand_3
|
|
||||||
XXpre3x8_nand[4] B[0] A[1] A[2] Z[3] vdd gnd a_nand_3
|
|
||||||
XXpre3x8_nand[5] B[0] A[1] B[2] Z[2] vdd gnd a_nand_3
|
|
||||||
XXpre3x8_nand[6] B[0] B[1] A[2] Z[1] vdd gnd a_nand_3
|
|
||||||
XXpre3x8_nand[7] B[0] B[1] B[2] Z[0] vdd gnd a_nand_3
|
|
||||||
.ENDS pre3x8
|
|
||||||
|
|
||||||
.SUBCKT hierarchical_decoder A[0] A[1] A[2] A[3] decode_out[0] decode_out[1] decode_out[2] decode_out[3] decode_out[4] decode_out[5] decode_out[6] decode_out[7] decode_out[8] decode_out[9] decode_out[10] decode_out[11] decode_out[12] decode_out[13] decode_out[14] decode_out[15] vdd gnd
|
|
||||||
Xpre[0] A[0] A[1] out[0] out[1] out[2] out[3] vdd gnd pre2x4
|
|
||||||
Xpre[1] A[2] A[3] out[4] out[5] out[6] out[7] vdd gnd pre2x4
|
|
||||||
XNAND2_[0] out[0] out[4] Z[0] vdd gnd NAND2
|
|
||||||
XNAND2_[1] out[0] out[5] Z[1] vdd gnd NAND2
|
|
||||||
XNAND2_[2] out[0] out[6] Z[2] vdd gnd NAND2
|
|
||||||
XNAND2_[3] out[0] out[7] Z[3] vdd gnd NAND2
|
|
||||||
XNAND2_[4] out[1] out[4] Z[4] vdd gnd NAND2
|
|
||||||
XNAND2_[5] out[1] out[5] Z[5] vdd gnd NAND2
|
|
||||||
XNAND2_[6] out[1] out[6] Z[6] vdd gnd NAND2
|
|
||||||
XNAND2_[7] out[1] out[7] Z[7] vdd gnd NAND2
|
|
||||||
XNAND2_[8] out[2] out[4] Z[8] vdd gnd NAND2
|
|
||||||
XNAND2_[9] out[2] out[5] Z[9] vdd gnd NAND2
|
|
||||||
XNAND2_[10] out[2] out[6] Z[10] vdd gnd NAND2
|
|
||||||
XNAND2_[11] out[2] out[7] Z[11] vdd gnd NAND2
|
|
||||||
XNAND2_[12] out[3] out[4] Z[12] vdd gnd NAND2
|
|
||||||
XNAND2_[13] out[3] out[5] Z[13] vdd gnd NAND2
|
|
||||||
XNAND2_[14] out[3] out[6] Z[14] vdd gnd NAND2
|
|
||||||
XNAND2_[15] out[3] out[7] Z[15] vdd gnd NAND2
|
|
||||||
XINVERTER_[0] Z[0] decode_out[0] vdd gnd INVERTER
|
|
||||||
XINVERTER_[1] Z[1] decode_out[1] vdd gnd INVERTER
|
|
||||||
XINVERTER_[2] Z[2] decode_out[2] vdd gnd INVERTER
|
|
||||||
XINVERTER_[3] Z[3] decode_out[3] vdd gnd INVERTER
|
|
||||||
XINVERTER_[4] Z[4] decode_out[4] vdd gnd INVERTER
|
|
||||||
XINVERTER_[5] Z[5] decode_out[5] vdd gnd INVERTER
|
|
||||||
XINVERTER_[6] Z[6] decode_out[6] vdd gnd INVERTER
|
|
||||||
XINVERTER_[7] Z[7] decode_out[7] vdd gnd INVERTER
|
|
||||||
XINVERTER_[8] Z[8] decode_out[8] vdd gnd INVERTER
|
|
||||||
XINVERTER_[9] Z[9] decode_out[9] vdd gnd INVERTER
|
|
||||||
XINVERTER_[10] Z[10] decode_out[10] vdd gnd INVERTER
|
|
||||||
XINVERTER_[11] Z[11] decode_out[11] vdd gnd INVERTER
|
|
||||||
XINVERTER_[12] Z[12] decode_out[12] vdd gnd INVERTER
|
|
||||||
XINVERTER_[13] Z[13] decode_out[13] vdd gnd INVERTER
|
|
||||||
XINVERTER_[14] Z[14] decode_out[14] vdd gnd INVERTER
|
|
||||||
XINVERTER_[15] Z[15] decode_out[15] vdd gnd INVERTER
|
|
||||||
.ENDS hierarchical_decoder
|
|
||||||
|
|
||||||
.SUBCKT msf_address ADDR[0] ADDR[1] ADDR[2] ADDR[3] A[0] A_bar[0] A[1] A_bar[1] A[2] A_bar[2] A[3] A_bar[3] addr_clk vdd gnd
|
|
||||||
XXdff0 ADDR[0] A[0] A_bar[0] addr_clk vdd gnd ms_flop
|
|
||||||
XXdff1 ADDR[1] A[1] A_bar[1] addr_clk vdd gnd ms_flop
|
|
||||||
XXdff2 ADDR[2] A[2] A_bar[2] addr_clk vdd gnd ms_flop
|
|
||||||
XXdff3 ADDR[3] A[3] A_bar[3] addr_clk vdd gnd ms_flop
|
|
||||||
.ENDS msf_address
|
|
||||||
|
|
||||||
.SUBCKT msf_data_in DATA[0] DATA[1] data_in[0] data_in_bar[0] data_in[1] data_in_bar[1] clk vdd gnd
|
|
||||||
XXdff0 DATA[0] data_in[0] data_in_bar[0] clk vdd gnd ms_flop
|
|
||||||
XXdff1 DATA[1] data_in[1] data_in_bar[1] clk vdd gnd ms_flop
|
|
||||||
.ENDS msf_data_in
|
|
||||||
|
|
||||||
.SUBCKT msf_data_out data_out[0] data_out[1] tri_in[0] tri_in_bar[0] tri_in[1] tri_in_bar[1] sclk vdd gnd
|
|
||||||
XXdff0 data_out[0] tri_in[0] tri_in_bar[0] sclk vdd gnd ms_flop
|
|
||||||
XXdff1 data_out[1] tri_in[1] tri_in_bar[1] sclk vdd gnd ms_flop
|
|
||||||
.ENDS msf_data_out
|
|
||||||
*********************** tri_gate ******************************
|
|
||||||
|
|
||||||
.SUBCKT tri_gate in out en en_bar vdd gnd
|
|
||||||
|
|
||||||
M_1 net_2 in_inv gnd gnd n W='1.2*1u' L=0.6u
|
|
||||||
M_2 net_3 in_inv vdd vdd p W='2.4*1u' L=0.6u
|
|
||||||
M_3 out en_bar net_3 vdd p W='2.4*1u' L=0.6u
|
|
||||||
M_4 out en net_2 gnd n W='1.2*1u' L=0.6u
|
|
||||||
M_5 in_inv in vdd vdd p W='2.4*1u' L=0.6u
|
|
||||||
M_6 in_inv in gnd gnd n W='1.2*1u' L=0.6u
|
|
||||||
|
|
||||||
|
|
||||||
.ENDS
|
|
||||||
|
|
||||||
.SUBCKT tri_gate_array tri_in[0] tri_in[1] DATA[0] DATA[1] en en_bar vdd gnd
|
|
||||||
XXtri_gate0 tri_in[0] DATA[0] en en_bar vdd gnd tri_gate
|
|
||||||
XXtri_gate1 tri_in[1] DATA[1] en en_bar vdd gnd tri_gate
|
|
||||||
.ENDS tri_gate_array
|
|
||||||
|
|
||||||
.SUBCKT wordline_driver decode_out[0] decode_out[1] decode_out[2] decode_out[3] decode_out[4] decode_out[5] decode_out[6] decode_out[7] decode_out[8] decode_out[9] decode_out[10] decode_out[11] decode_out[12] decode_out[13] decode_out[14] decode_out[15] wl[0] wl[1] wl[2] wl[3] wl[4] wl[5] wl[6] wl[7] wl[8] wl[9] wl[10] wl[11] wl[12] wl[13] wl[14] wl[15] clk vdd gnd
|
|
||||||
XWordline_driver_inv_clk0 clk clk_bar[0] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand0 decode_out[0] clk_bar[0] net[0] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv0 net[0] wl[0] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk1 clk clk_bar[1] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand1 decode_out[1] clk_bar[1] net[1] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv1 net[1] wl[1] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk2 clk clk_bar[2] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand2 decode_out[2] clk_bar[2] net[2] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv2 net[2] wl[2] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk3 clk clk_bar[3] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand3 decode_out[3] clk_bar[3] net[3] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv3 net[3] wl[3] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk4 clk clk_bar[4] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand4 decode_out[4] clk_bar[4] net[4] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv4 net[4] wl[4] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk5 clk clk_bar[5] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand5 decode_out[5] clk_bar[5] net[5] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv5 net[5] wl[5] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk6 clk clk_bar[6] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand6 decode_out[6] clk_bar[6] net[6] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv6 net[6] wl[6] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk7 clk clk_bar[7] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand7 decode_out[7] clk_bar[7] net[7] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv7 net[7] wl[7] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk8 clk clk_bar[8] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand8 decode_out[8] clk_bar[8] net[8] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv8 net[8] wl[8] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk9 clk clk_bar[9] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand9 decode_out[9] clk_bar[9] net[9] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv9 net[9] wl[9] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk10 clk clk_bar[10] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand10 decode_out[10] clk_bar[10] net[10] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv10 net[10] wl[10] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk11 clk clk_bar[11] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand11 decode_out[11] clk_bar[11] net[11] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv11 net[11] wl[11] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk12 clk clk_bar[12] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand12 decode_out[12] clk_bar[12] net[12] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv12 net[12] wl[12] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk13 clk clk_bar[13] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand13 decode_out[13] clk_bar[13] net[13] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv13 net[13] wl[13] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk14 clk clk_bar[14] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand14 decode_out[14] clk_bar[14] net[14] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv14 net[14] wl[14] vdd gnd INVERTER
|
|
||||||
XWordline_driver_inv_clk15 clk clk_bar[15] vdd gnd INVERTER
|
|
||||||
XWordline_driver_nand15 decode_out[15] clk_bar[15] net[15] vdd gnd NAND2
|
|
||||||
XWordline_driver_inv15 net[15] wl[15] vdd gnd INVERTER
|
|
||||||
.ENDS wordline_driver
|
|
||||||
|
|
||||||
.SUBCKT inv_nmos181 D G S B
|
|
||||||
Mnmos D G S B n m=4 w=1.2u l=0.6u
|
|
||||||
.ENDS inv_nmos181
|
|
||||||
|
|
||||||
.SUBCKT inv_pmos182 D G S B
|
|
||||||
Mpmos D G S B p m=4 w=2.4u l=0.6u
|
|
||||||
.ENDS inv_pmos182
|
|
||||||
|
|
||||||
.SUBCKT pinv4x A Z vdd gnd
|
|
||||||
Xpinv_nmos Z A gnd gnd inv_nmos181
|
|
||||||
Xpinv_pmos Z A vdd vdd inv_pmos182
|
|
||||||
.ENDS pinv4x
|
|
||||||
|
|
||||||
.SUBCKT nor_2_nmos195 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS nor_2_nmos195
|
|
||||||
|
|
||||||
.SUBCKT nor_2_nmos296 D G S B
|
|
||||||
Mnmos D G S B n m=1 w=1.2u l=0.6u
|
|
||||||
.ENDS nor_2_nmos296
|
|
||||||
|
|
||||||
.SUBCKT nor_2_pmos197 D G S B
|
|
||||||
Mpmos D G S B p m=4 w=1.2u l=0.6u
|
|
||||||
.ENDS nor_2_pmos197
|
|
||||||
|
|
||||||
.SUBCKT nor_2_pmos298 D G S B
|
|
||||||
Mpmos D G S B p m=4 w=1.2u l=0.6u
|
|
||||||
.ENDS nor_2_pmos298
|
|
||||||
|
|
||||||
.SUBCKT NOR2 A B Z vdd gnd
|
|
||||||
Xnmos1 Z A gnd gnd nor_2_nmos195
|
|
||||||
Xnmos2 Z B gnd gnd nor_2_nmos296
|
|
||||||
Xpmos1 vdd A net1 vdd nor_2_pmos197
|
|
||||||
Xpmos2 net1 B Z vdd nor_2_pmos298
|
|
||||||
.ENDS NOR2
|
|
||||||
|
|
||||||
.SUBCKT test_bank1 DATA[0] DATA[1] ADDR[0] ADDR[1] ADDR[2] ADDR[3] s_en w_en tri_en_bar tri_en clk_bar clk vdd gnd
|
|
||||||
Xbitcell_array bl[0] br[0] bl[1] br[1] wl[0] wl[1] wl[2] wl[3] wl[4] wl[5] wl[6] wl[7] wl[8] wl[9] wl[10] wl[11] wl[12] wl[13] wl[14] wl[15] vdd gnd bitcell_array
|
|
||||||
Xprecharge_array bl[0] br[0] bl[1] br[1] clk_bar vdd precharge_array
|
|
||||||
Xsense_amp_array bl[0] br[0] bl[1] br[1] data_out[0] data_out[1] s_en vdd gnd sense_amp_array
|
|
||||||
Xwrite_driver_array data_in[0] data_in[1] bl[0] br[0] bl[1] br[1] w_en vdd gnd write_driver_array
|
|
||||||
Xdata_in_flop_array DATA[0] DATA[1] data_in[0] data_in_bar[0] data_in[1] data_in_bar[1] clk_bar vdd gnd msf_data_in
|
|
||||||
Xtrigate_data_array data_out[0] data_out[1] DATA[0] DATA[1] tri_en tri_en_bar vdd gnd tri_gate_array
|
|
||||||
Xaddress_decoder A[0] A[1] A[2] A[3] decode_out[0] decode_out[1] decode_out[2] decode_out[3] decode_out[4] decode_out[5] decode_out[6] decode_out[7] decode_out[8] decode_out[9] decode_out[10] decode_out[11] decode_out[12] decode_out[13] decode_out[14] decode_out[15] vdd gnd hierarchical_decoder
|
|
||||||
Xwordline_driver decode_out[0] decode_out[1] decode_out[2] decode_out[3] decode_out[4] decode_out[5] decode_out[6] decode_out[7] decode_out[8] decode_out[9] decode_out[10] decode_out[11] decode_out[12] decode_out[13] decode_out[14] decode_out[15] wl[0] wl[1] wl[2] wl[3] wl[4] wl[5] wl[6] wl[7] wl[8] wl[9] wl[10] wl[11] wl[12] wl[13] wl[14] wl[15] clk vdd gnd wordline_driver
|
|
||||||
Xaddress_flop_array ADDR[0] ADDR[1] ADDR[2] ADDR[3] A[0] A_bar[0] A[1] A_bar[1] A[2] A_bar[2] A[3] A_bar[3] clk vdd gnd msf_address
|
|
||||||
.ENDS test_bank1
|
|
||||||
|
|
||||||
.SUBCKT testsram DATA[0] DATA[1] ADDR[0] ADDR[1] ADDR[2] ADDR[3] CSb WEb OEb clk vdd gnd
|
|
||||||
Xbank0 DATA[0] DATA[1] ADDR[0] ADDR[1] ADDR[2] ADDR[3] s_en w_en tri_en_bar tri_en clk_bar clk vdd gnd test_bank1
|
|
||||||
Xcontrol CSb WEb OEb s_en w_en tri_en tri_en_bar clk_bar clk vdd gnd control_logic
|
|
||||||
.ENDS testsram
|
|
||||||
|
|
@ -1,47 +0,0 @@
|
||||||
// OpenRAM SRAM model
|
|
||||||
// Words: 16
|
|
||||||
// Word size: 2
|
|
||||||
|
|
||||||
module sram_2_16_1_scn3me_subm(DATA,ADDR,CSb,WEb,OEb,clk);
|
|
||||||
|
|
||||||
parameter DATA_WIDTH = 2 ;
|
|
||||||
parameter ADDR_WIDTH = 4 ;
|
|
||||||
parameter RAM_DEPTH = 1 << ADDR_WIDTH;
|
|
||||||
parameter DELAY = 3 ;
|
|
||||||
|
|
||||||
inout [DATA_WIDTH-1:0] DATA;
|
|
||||||
input [ADDR_WIDTH-1:0] ADDR;
|
|
||||||
input CSb; // active low chip select
|
|
||||||
input WEb; // active low write control
|
|
||||||
input OEb; // active output enable
|
|
||||||
input clk; // clock
|
|
||||||
|
|
||||||
reg [DATA_WIDTH-1:0] data_out ;
|
|
||||||
reg [DATA_WIDTH-1:0] mem [0:RAM_DEPTH-1];
|
|
||||||
|
|
||||||
// Tri-State Buffer control
|
|
||||||
// output : When WEb = 1, oeb = 0, csb = 0
|
|
||||||
assign DATA = (!CSb && !OEb && WEb) ? data_out : 2'bz;
|
|
||||||
|
|
||||||
// Memory Write Block
|
|
||||||
// Write Operation : When WEb = 0, CSb = 0
|
|
||||||
always @ (posedge clk)
|
|
||||||
begin : MEM_WRITE
|
|
||||||
if ( !CSb && !WEb ) begin
|
|
||||||
mem[ADDR] = DATA;
|
|
||||||
$display($time," Writing %m ABUS=%b DATA=%b",ADDR,DATA);
|
|
||||||
end
|
|
||||||
end
|
|
||||||
|
|
||||||
|
|
||||||
// Memory Read Block
|
|
||||||
// Read Operation : When WEb = 1, CSb = 0
|
|
||||||
always @ (posedge clk)
|
|
||||||
begin : MEM_READ
|
|
||||||
if (!CSb && WEb) begin
|
|
||||||
data_out <= #(DELAY) mem[ADDR];
|
|
||||||
$display($time," Reading %m ABUS=%b DATA=%b",ADDR,mem[ADDR]);
|
|
||||||
end
|
|
||||||
end
|
|
||||||
|
|
||||||
endmodule
|
|
||||||
|
|
@ -1,319 +0,0 @@
|
||||||
library (sram_2_16_1_scn3me_subm_TT_5p0V_25C_lib){
|
|
||||||
delay_model : "table_lookup";
|
|
||||||
time_unit : "1ns" ;
|
|
||||||
voltage_unit : "1v" ;
|
|
||||||
current_unit : "1mA" ;
|
|
||||||
resistance_unit : "1kohm" ;
|
|
||||||
capacitive_load_unit(1 ,fF) ;
|
|
||||||
leakage_power_unit : "1mW" ;
|
|
||||||
pulling_resistance_unit :"1kohm" ;
|
|
||||||
operating_conditions(OC){
|
|
||||||
process : 1.0 ;
|
|
||||||
voltage : 5.0 ;
|
|
||||||
temperature : 25;
|
|
||||||
}
|
|
||||||
|
|
||||||
input_threshold_pct_fall : 50.0 ;
|
|
||||||
output_threshold_pct_fall : 50.0 ;
|
|
||||||
input_threshold_pct_rise : 50.0 ;
|
|
||||||
output_threshold_pct_rise : 50.0 ;
|
|
||||||
slew_lower_threshold_pct_fall : 10.0 ;
|
|
||||||
slew_upper_threshold_pct_fall : 90.0 ;
|
|
||||||
slew_lower_threshold_pct_rise : 10.0 ;
|
|
||||||
slew_upper_threshold_pct_rise : 90.0 ;
|
|
||||||
|
|
||||||
nom_voltage : 5.0;
|
|
||||||
nom_temperature : 25;
|
|
||||||
nom_process : 1.0;
|
|
||||||
default_cell_leakage_power : 0.0 ;
|
|
||||||
default_leakage_power_density : 0.0 ;
|
|
||||||
default_input_pin_cap : 1.0 ;
|
|
||||||
default_inout_pin_cap : 1.0 ;
|
|
||||||
default_output_pin_cap : 0.0 ;
|
|
||||||
default_max_transition : 0.5 ;
|
|
||||||
default_fanout_load : 1.0 ;
|
|
||||||
default_max_fanout : 4.0 ;
|
|
||||||
default_connection_class : universal ;
|
|
||||||
|
|
||||||
lu_table_template(CELL_TABLE){
|
|
||||||
variable_1 : input_net_transition;
|
|
||||||
variable_2 : total_output_net_capacitance;
|
|
||||||
index_1("0.0125, 0.05, 0.4");
|
|
||||||
index_2("2.45605, 9.8242, 78.5936");
|
|
||||||
}
|
|
||||||
|
|
||||||
lu_table_template(CONSTRAINT_TABLE){
|
|
||||||
variable_1 : related_pin_transition;
|
|
||||||
variable_2 : constrained_pin_transition;
|
|
||||||
index_1("0.0125, 0.05, 0.4");
|
|
||||||
index_2("0.0125, 0.05, 0.4");
|
|
||||||
}
|
|
||||||
|
|
||||||
default_operating_conditions : OC;
|
|
||||||
|
|
||||||
|
|
||||||
type (DATA){
|
|
||||||
base_type : array;
|
|
||||||
data_type : bit;
|
|
||||||
bit_width : 2;
|
|
||||||
bit_from : 0;
|
|
||||||
bit_to : 1;
|
|
||||||
}
|
|
||||||
|
|
||||||
type (ADDR){
|
|
||||||
base_type : array;
|
|
||||||
data_type : bit;
|
|
||||||
bit_width : 4;
|
|
||||||
bit_from : 0;
|
|
||||||
bit_to : 3;
|
|
||||||
}
|
|
||||||
|
|
||||||
cell (sram_2_16_1_scn3me_subm){
|
|
||||||
memory(){
|
|
||||||
type : ram;
|
|
||||||
address_width : 4;
|
|
||||||
word_width : 2;
|
|
||||||
}
|
|
||||||
interface_timing : true;
|
|
||||||
dont_use : true;
|
|
||||||
map_only : true;
|
|
||||||
dont_touch : true;
|
|
||||||
area : 142800.38999999998;
|
|
||||||
|
|
||||||
leakage_power () {
|
|
||||||
when : "CSb";
|
|
||||||
value : 0.0252988;
|
|
||||||
}
|
|
||||||
cell_leakage_power : 0;
|
|
||||||
bus(DIN){
|
|
||||||
bus_type : DATA;
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
memory_write(){
|
|
||||||
address : ADDR;
|
|
||||||
clocked_on : clk;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
bus(DOUT){
|
|
||||||
bus_type : DATA;
|
|
||||||
direction : output;
|
|
||||||
max_capacitance : 78.5936;
|
|
||||||
min_capacitance : 2.45605;
|
|
||||||
memory_read(){
|
|
||||||
address : ADDR;
|
|
||||||
}
|
|
||||||
pin(DOUT[1:0]){
|
|
||||||
timing(){
|
|
||||||
timing_type : setup_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type : hold_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_sense : non_unate;
|
|
||||||
related_pin : "clk";
|
|
||||||
timing_type : rising_edge;
|
|
||||||
cell_rise(CELL_TABLE) {
|
|
||||||
values("0.945, 0.976, 1.139",\
|
|
||||||
"0.948, 0.98, 1.143",\
|
|
||||||
"1.003, 1.036, 1.202");
|
|
||||||
}
|
|
||||||
cell_fall(CELL_TABLE) {
|
|
||||||
values("11.211, 11.266, 11.754",\
|
|
||||||
"11.212, 11.267, 11.755",\
|
|
||||||
"11.264, 11.319, 11.806");
|
|
||||||
}
|
|
||||||
rise_transition(CELL_TABLE) {
|
|
||||||
values("0.605, 0.629, 0.98",\
|
|
||||||
"0.605, 0.629, 0.979",\
|
|
||||||
"0.604, 0.628, 0.973");
|
|
||||||
}
|
|
||||||
fall_transition(CELL_TABLE) {
|
|
||||||
values("11.17, 11.175, 1.284",\
|
|
||||||
"11.167, 11.173, 1.284",\
|
|
||||||
"11.173, 11.179, 11.473");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
bus(ADDR){
|
|
||||||
bus_type : ADDR;
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
max_transition : 0.4;
|
|
||||||
pin(ADDR[3:0]){
|
|
||||||
timing(){
|
|
||||||
timing_type : setup_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type : hold_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
pin(CSb){
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
timing(){
|
|
||||||
timing_type : setup_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type : hold_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
pin(WEb){
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
timing(){
|
|
||||||
timing_type : setup_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type : hold_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
pin(clk){
|
|
||||||
clock : true;
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
internal_power(){
|
|
||||||
when : "!CSb & clk & !WEb";
|
|
||||||
rise_power(scalar){
|
|
||||||
values("2.1762222222222225");
|
|
||||||
}
|
|
||||||
fall_power(scalar){
|
|
||||||
values("2.1762222222222225");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
internal_power(){
|
|
||||||
when : "!CSb & !clk & WEb";
|
|
||||||
rise_power(scalar){
|
|
||||||
values("2.167955555555556");
|
|
||||||
}
|
|
||||||
fall_power(scalar){
|
|
||||||
values("2.167955555555556");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
internal_power(){
|
|
||||||
when : "CSb";
|
|
||||||
rise_power(scalar){
|
|
||||||
values("0");
|
|
||||||
}
|
|
||||||
fall_power(scalar){
|
|
||||||
values("0");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type :"min_pulse_width";
|
|
||||||
related_pin : clk;
|
|
||||||
rise_constraint(scalar) {
|
|
||||||
values("9.6875");
|
|
||||||
}
|
|
||||||
fall_constraint(scalar) {
|
|
||||||
values("9.6875");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type :"minimum_period";
|
|
||||||
related_pin : clk;
|
|
||||||
rise_constraint(scalar) {
|
|
||||||
values("19.375");
|
|
||||||
}
|
|
||||||
fall_constraint(scalar) {
|
|
||||||
values("19.375");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
@ -1,319 +0,0 @@
|
||||||
library (sram_2_16_1_scn3me_subm_TT_5p0V_25C_lib){
|
|
||||||
delay_model : "table_lookup";
|
|
||||||
time_unit : "1ns" ;
|
|
||||||
voltage_unit : "1v" ;
|
|
||||||
current_unit : "1mA" ;
|
|
||||||
resistance_unit : "1kohm" ;
|
|
||||||
capacitive_load_unit(1 ,fF) ;
|
|
||||||
leakage_power_unit : "1mW" ;
|
|
||||||
pulling_resistance_unit :"1kohm" ;
|
|
||||||
operating_conditions(OC){
|
|
||||||
process : 1.0 ;
|
|
||||||
voltage : 5.0 ;
|
|
||||||
temperature : 25;
|
|
||||||
}
|
|
||||||
|
|
||||||
input_threshold_pct_fall : 50.0 ;
|
|
||||||
output_threshold_pct_fall : 50.0 ;
|
|
||||||
input_threshold_pct_rise : 50.0 ;
|
|
||||||
output_threshold_pct_rise : 50.0 ;
|
|
||||||
slew_lower_threshold_pct_fall : 10.0 ;
|
|
||||||
slew_upper_threshold_pct_fall : 90.0 ;
|
|
||||||
slew_lower_threshold_pct_rise : 10.0 ;
|
|
||||||
slew_upper_threshold_pct_rise : 90.0 ;
|
|
||||||
|
|
||||||
nom_voltage : 5.0;
|
|
||||||
nom_temperature : 25;
|
|
||||||
nom_process : 1.0;
|
|
||||||
default_cell_leakage_power : 0.0 ;
|
|
||||||
default_leakage_power_density : 0.0 ;
|
|
||||||
default_input_pin_cap : 1.0 ;
|
|
||||||
default_inout_pin_cap : 1.0 ;
|
|
||||||
default_output_pin_cap : 0.0 ;
|
|
||||||
default_max_transition : 0.5 ;
|
|
||||||
default_fanout_load : 1.0 ;
|
|
||||||
default_max_fanout : 4.0 ;
|
|
||||||
default_connection_class : universal ;
|
|
||||||
|
|
||||||
lu_table_template(CELL_TABLE){
|
|
||||||
variable_1 : input_net_transition;
|
|
||||||
variable_2 : total_output_net_capacitance;
|
|
||||||
index_1("0.0125, 0.05, 0.4");
|
|
||||||
index_2("2.45605, 9.8242, 78.5936");
|
|
||||||
}
|
|
||||||
|
|
||||||
lu_table_template(CONSTRAINT_TABLE){
|
|
||||||
variable_1 : related_pin_transition;
|
|
||||||
variable_2 : constrained_pin_transition;
|
|
||||||
index_1("0.0125, 0.05, 0.4");
|
|
||||||
index_2("0.0125, 0.05, 0.4");
|
|
||||||
}
|
|
||||||
|
|
||||||
default_operating_conditions : OC;
|
|
||||||
|
|
||||||
|
|
||||||
type (DATA){
|
|
||||||
base_type : array;
|
|
||||||
data_type : bit;
|
|
||||||
bit_width : 2;
|
|
||||||
bit_from : 0;
|
|
||||||
bit_to : 1;
|
|
||||||
}
|
|
||||||
|
|
||||||
type (ADDR){
|
|
||||||
base_type : array;
|
|
||||||
data_type : bit;
|
|
||||||
bit_width : 4;
|
|
||||||
bit_from : 0;
|
|
||||||
bit_to : 3;
|
|
||||||
}
|
|
||||||
|
|
||||||
cell (sram_2_16_1_scn3me_subm){
|
|
||||||
memory(){
|
|
||||||
type : ram;
|
|
||||||
address_width : 4;
|
|
||||||
word_width : 2;
|
|
||||||
}
|
|
||||||
interface_timing : true;
|
|
||||||
dont_use : true;
|
|
||||||
map_only : true;
|
|
||||||
dont_touch : true;
|
|
||||||
area : 142800.38999999998;
|
|
||||||
|
|
||||||
leakage_power () {
|
|
||||||
when : "CSb";
|
|
||||||
value : 0.000168;
|
|
||||||
}
|
|
||||||
cell_leakage_power : 0;
|
|
||||||
bus(DIN){
|
|
||||||
bus_type : DATA;
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
memory_write(){
|
|
||||||
address : ADDR0;
|
|
||||||
clocked_on : clk;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
bus(DOUT){
|
|
||||||
bus_type : DATA;
|
|
||||||
direction : output;
|
|
||||||
max_capacitance : 78.5936;
|
|
||||||
min_capacitance : 2.45605;
|
|
||||||
memory_read(){
|
|
||||||
address : ADDR0;
|
|
||||||
}
|
|
||||||
pin(DOUT[1:0]){
|
|
||||||
timing(){
|
|
||||||
timing_type : setup_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type : hold_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_sense : non_unate;
|
|
||||||
related_pin : "clk";
|
|
||||||
timing_type : rising_edge;
|
|
||||||
cell_rise(CELL_TABLE) {
|
|
||||||
values("0.54, 0.587, 1.028",\
|
|
||||||
"0.54, 0.587, 1.028",\
|
|
||||||
"0.54, 0.587, 1.028");
|
|
||||||
}
|
|
||||||
cell_fall(CELL_TABLE) {
|
|
||||||
values("0.54, 0.587, 1.028",\
|
|
||||||
"0.54, 0.587, 1.028",\
|
|
||||||
"0.54, 0.587, 1.028");
|
|
||||||
}
|
|
||||||
rise_transition(CELL_TABLE) {
|
|
||||||
values("0.024, 0.081, 0.61",\
|
|
||||||
"0.024, 0.081, 0.61",\
|
|
||||||
"0.024, 0.081, 0.61");
|
|
||||||
}
|
|
||||||
fall_transition(CELL_TABLE) {
|
|
||||||
values("0.024, 0.081, 0.61",\
|
|
||||||
"0.024, 0.081, 0.61",\
|
|
||||||
"0.024, 0.081, 0.61");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
bus(ADDR){
|
|
||||||
bus_type : ADDR;
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
max_transition : 0.4;
|
|
||||||
pin(ADDR[3:0]){
|
|
||||||
timing(){
|
|
||||||
timing_type : setup_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type : hold_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
pin(CSb){
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
timing(){
|
|
||||||
timing_type : setup_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type : hold_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
pin(WEb){
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
timing(){
|
|
||||||
timing_type : setup_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009",\
|
|
||||||
"0.009, 0.009, 0.009");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type : hold_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001",\
|
|
||||||
"0.001, 0.001, 0.001");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
pin(clk){
|
|
||||||
clock : true;
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
internal_power(){
|
|
||||||
when : "!CSb & clk & !WEb";
|
|
||||||
rise_power(scalar){
|
|
||||||
values("10.559086132533329");
|
|
||||||
}
|
|
||||||
fall_power(scalar){
|
|
||||||
values("10.559086132533329");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
internal_power(){
|
|
||||||
when : "!CSb & !clk & WEb";
|
|
||||||
rise_power(scalar){
|
|
||||||
values("10.559086132533329");
|
|
||||||
}
|
|
||||||
fall_power(scalar){
|
|
||||||
values("10.559086132533329");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
internal_power(){
|
|
||||||
when : "CSb";
|
|
||||||
rise_power(scalar){
|
|
||||||
values("0");
|
|
||||||
}
|
|
||||||
fall_power(scalar){
|
|
||||||
values("0");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type :"min_pulse_width";
|
|
||||||
related_pin : clk;
|
|
||||||
rise_constraint(scalar) {
|
|
||||||
values("0.0");
|
|
||||||
}
|
|
||||||
fall_constraint(scalar) {
|
|
||||||
values("0.0");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type :"minimum_period";
|
|
||||||
related_pin : clk;
|
|
||||||
rise_constraint(scalar) {
|
|
||||||
values("0");
|
|
||||||
}
|
|
||||||
fall_constraint(scalar) {
|
|
||||||
values("0");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
@ -1,319 +0,0 @@
|
||||||
library (sram_2_16_1_scn3me_subm_TT_5p0V_25C_lib){
|
|
||||||
delay_model : "table_lookup";
|
|
||||||
time_unit : "1ns" ;
|
|
||||||
voltage_unit : "1v" ;
|
|
||||||
current_unit : "1mA" ;
|
|
||||||
resistance_unit : "1kohm" ;
|
|
||||||
capacitive_load_unit(1 ,fF) ;
|
|
||||||
leakage_power_unit : "1mW" ;
|
|
||||||
pulling_resistance_unit :"1kohm" ;
|
|
||||||
operating_conditions(OC){
|
|
||||||
process : 1.0 ;
|
|
||||||
voltage : 5.0 ;
|
|
||||||
temperature : 25;
|
|
||||||
}
|
|
||||||
|
|
||||||
input_threshold_pct_fall : 50.0 ;
|
|
||||||
output_threshold_pct_fall : 50.0 ;
|
|
||||||
input_threshold_pct_rise : 50.0 ;
|
|
||||||
output_threshold_pct_rise : 50.0 ;
|
|
||||||
slew_lower_threshold_pct_fall : 10.0 ;
|
|
||||||
slew_upper_threshold_pct_fall : 90.0 ;
|
|
||||||
slew_lower_threshold_pct_rise : 10.0 ;
|
|
||||||
slew_upper_threshold_pct_rise : 90.0 ;
|
|
||||||
|
|
||||||
nom_voltage : 5.0;
|
|
||||||
nom_temperature : 25;
|
|
||||||
nom_process : 1.0;
|
|
||||||
default_cell_leakage_power : 0.0 ;
|
|
||||||
default_leakage_power_density : 0.0 ;
|
|
||||||
default_input_pin_cap : 1.0 ;
|
|
||||||
default_inout_pin_cap : 1.0 ;
|
|
||||||
default_output_pin_cap : 0.0 ;
|
|
||||||
default_max_transition : 0.5 ;
|
|
||||||
default_fanout_load : 1.0 ;
|
|
||||||
default_max_fanout : 4.0 ;
|
|
||||||
default_connection_class : universal ;
|
|
||||||
|
|
||||||
lu_table_template(CELL_TABLE){
|
|
||||||
variable_1 : input_net_transition;
|
|
||||||
variable_2 : total_output_net_capacitance;
|
|
||||||
index_1("0.0125, 0.05, 0.4");
|
|
||||||
index_2("2.45605, 9.8242, 78.5936");
|
|
||||||
}
|
|
||||||
|
|
||||||
lu_table_template(CONSTRAINT_TABLE){
|
|
||||||
variable_1 : related_pin_transition;
|
|
||||||
variable_2 : constrained_pin_transition;
|
|
||||||
index_1("0.0125, 0.05, 0.4");
|
|
||||||
index_2("0.0125, 0.05, 0.4");
|
|
||||||
}
|
|
||||||
|
|
||||||
default_operating_conditions : OC;
|
|
||||||
|
|
||||||
|
|
||||||
type (DATA){
|
|
||||||
base_type : array;
|
|
||||||
data_type : bit;
|
|
||||||
bit_width : 2;
|
|
||||||
bit_from : 0;
|
|
||||||
bit_to : 1;
|
|
||||||
}
|
|
||||||
|
|
||||||
type (ADDR){
|
|
||||||
base_type : array;
|
|
||||||
data_type : bit;
|
|
||||||
bit_width : 4;
|
|
||||||
bit_from : 0;
|
|
||||||
bit_to : 3;
|
|
||||||
}
|
|
||||||
|
|
||||||
cell (sram_2_16_1_scn3me_subm){
|
|
||||||
memory(){
|
|
||||||
type : ram;
|
|
||||||
address_width : 4;
|
|
||||||
word_width : 2;
|
|
||||||
}
|
|
||||||
interface_timing : true;
|
|
||||||
dont_use : true;
|
|
||||||
map_only : true;
|
|
||||||
dont_touch : true;
|
|
||||||
area : 142800.38999999998;
|
|
||||||
|
|
||||||
leakage_power () {
|
|
||||||
when : "CSb";
|
|
||||||
value : 0.0252988;
|
|
||||||
}
|
|
||||||
cell_leakage_power : 0;
|
|
||||||
bus(DIN){
|
|
||||||
bus_type : DATA;
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
memory_write(){
|
|
||||||
address : ADDR;
|
|
||||||
clocked_on : clk;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
bus(DOUT){
|
|
||||||
bus_type : DATA;
|
|
||||||
direction : output;
|
|
||||||
max_capacitance : 78.5936;
|
|
||||||
min_capacitance : 2.45605;
|
|
||||||
memory_read(){
|
|
||||||
address : ADDR;
|
|
||||||
}
|
|
||||||
pin(DOUT[1:0]){
|
|
||||||
timing(){
|
|
||||||
timing_type : setup_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type : hold_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_sense : non_unate;
|
|
||||||
related_pin : "clk";
|
|
||||||
timing_type : rising_edge;
|
|
||||||
cell_rise(CELL_TABLE) {
|
|
||||||
values("0.928, 0.959, 1.113",\
|
|
||||||
"0.931, 0.962, 1.116",\
|
|
||||||
"0.985, 1.018, 1.176");
|
|
||||||
}
|
|
||||||
cell_fall(CELL_TABLE) {
|
|
||||||
values("11.214, 11.27, 11.756",\
|
|
||||||
"11.22, 11.27, 11.761",\
|
|
||||||
"11.268, 11.323, 11.809");
|
|
||||||
}
|
|
||||||
rise_transition(CELL_TABLE) {
|
|
||||||
values("0.599, 0.624, 0.968",\
|
|
||||||
"0.599, 0.623, 0.97",\
|
|
||||||
"0.598, 0.623, 0.967");
|
|
||||||
}
|
|
||||||
fall_transition(CELL_TABLE) {
|
|
||||||
values("11.157, 11.165, 11.446",\
|
|
||||||
"11.159, 11.162, 1.271",\
|
|
||||||
"11.158, 11.165, 11.47");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
bus(ADDR){
|
|
||||||
bus_type : ADDR;
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
max_transition : 0.4;
|
|
||||||
pin(ADDR[3:0]){
|
|
||||||
timing(){
|
|
||||||
timing_type : setup_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type : hold_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
pin(CSb){
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
timing(){
|
|
||||||
timing_type : setup_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type : hold_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
pin(WEb){
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
timing(){
|
|
||||||
timing_type : setup_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149",\
|
|
||||||
"0.076, 0.076, 0.149");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027",\
|
|
||||||
"0.033, 0.039, 0.027");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type : hold_rising;
|
|
||||||
related_pin : "clk";
|
|
||||||
rise_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009",\
|
|
||||||
"-0.004, -0.004, 0.009");
|
|
||||||
}
|
|
||||||
fall_constraint(CONSTRAINT_TABLE) {
|
|
||||||
values("-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132",\
|
|
||||||
"-0.052, -0.059, -0.132");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
pin(clk){
|
|
||||||
clock : true;
|
|
||||||
direction : input;
|
|
||||||
capacitance : 9.8242;
|
|
||||||
internal_power(){
|
|
||||||
when : "!CSb & clk & !WEb";
|
|
||||||
rise_power(scalar){
|
|
||||||
values("2.033783461111111");
|
|
||||||
}
|
|
||||||
fall_power(scalar){
|
|
||||||
values("2.033783461111111");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
internal_power(){
|
|
||||||
when : "!CSb & !clk & WEb";
|
|
||||||
rise_power(scalar){
|
|
||||||
values("2.032705683333334");
|
|
||||||
}
|
|
||||||
fall_power(scalar){
|
|
||||||
values("2.032705683333334");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
internal_power(){
|
|
||||||
when : "CSb";
|
|
||||||
rise_power(scalar){
|
|
||||||
values("0");
|
|
||||||
}
|
|
||||||
fall_power(scalar){
|
|
||||||
values("0");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type :"min_pulse_width";
|
|
||||||
related_pin : clk;
|
|
||||||
rise_constraint(scalar) {
|
|
||||||
values("9.6875");
|
|
||||||
}
|
|
||||||
fall_constraint(scalar) {
|
|
||||||
values("9.6875");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
timing(){
|
|
||||||
timing_type :"minimum_period";
|
|
||||||
related_pin : clk;
|
|
||||||
rise_constraint(scalar) {
|
|
||||||
values("19.375");
|
|
||||||
}
|
|
||||||
fall_constraint(scalar) {
|
|
||||||
values("19.375");
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
@ -93,7 +93,7 @@ cell (sram_2_16_1_scn4m_subm){
|
||||||
address : ADDR0;
|
address : ADDR0;
|
||||||
clocked_on : clk0;
|
clocked_on : clk0;
|
||||||
}
|
}
|
||||||
pin(DIN0[1:0]){
|
pin(DIN0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_type : setup_rising;
|
timing_type : setup_rising;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
@ -132,7 +132,7 @@ cell (sram_2_16_1_scn4m_subm){
|
||||||
memory_read(){
|
memory_read(){
|
||||||
address : ADDR0;
|
address : ADDR0;
|
||||||
}
|
}
|
||||||
pin(DOUT0[1:0]){
|
pin(DOUT0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_sense : non_unate;
|
timing_sense : non_unate;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
@ -166,7 +166,7 @@ cell (sram_2_16_1_scn4m_subm){
|
||||||
direction : input;
|
direction : input;
|
||||||
capacitance : 9.8242;
|
capacitance : 9.8242;
|
||||||
max_transition : 0.4;
|
max_transition : 0.4;
|
||||||
pin(ADDR0[3:0]){
|
pin(ADDR0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_type : setup_rising;
|
timing_type : setup_rising;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
|
||||||
|
|
@ -93,7 +93,7 @@ cell (sram_2_16_1_scn4m_subm){
|
||||||
address : ADDR0;
|
address : ADDR0;
|
||||||
clocked_on : clk0;
|
clocked_on : clk0;
|
||||||
}
|
}
|
||||||
pin(DIN0[1:0]){
|
pin(DIN0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_type : setup_rising;
|
timing_type : setup_rising;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
@ -132,7 +132,7 @@ cell (sram_2_16_1_scn4m_subm){
|
||||||
memory_read(){
|
memory_read(){
|
||||||
address : ADDR0;
|
address : ADDR0;
|
||||||
}
|
}
|
||||||
pin(DOUT0[1:0]){
|
pin(DOUT0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_sense : non_unate;
|
timing_sense : non_unate;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
@ -166,7 +166,7 @@ cell (sram_2_16_1_scn4m_subm){
|
||||||
direction : input;
|
direction : input;
|
||||||
capacitance : 9.8242;
|
capacitance : 9.8242;
|
||||||
max_transition : 0.4;
|
max_transition : 0.4;
|
||||||
pin(ADDR0[3:0]){
|
pin(ADDR0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_type : setup_rising;
|
timing_type : setup_rising;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
|
||||||
|
|
@ -93,7 +93,7 @@ cell (sram_2_16_1_scn4m_subm){
|
||||||
address : ADDR0;
|
address : ADDR0;
|
||||||
clocked_on : clk0;
|
clocked_on : clk0;
|
||||||
}
|
}
|
||||||
pin(DIN0[1:0]){
|
pin(DIN0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_type : setup_rising;
|
timing_type : setup_rising;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
@ -132,7 +132,7 @@ cell (sram_2_16_1_scn4m_subm){
|
||||||
memory_read(){
|
memory_read(){
|
||||||
address : ADDR0;
|
address : ADDR0;
|
||||||
}
|
}
|
||||||
pin(DOUT0[1:0]){
|
pin(DOUT0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_sense : non_unate;
|
timing_sense : non_unate;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
@ -166,7 +166,7 @@ cell (sram_2_16_1_scn4m_subm){
|
||||||
direction : input;
|
direction : input;
|
||||||
capacitance : 9.8242;
|
capacitance : 9.8242;
|
||||||
max_transition : 0.4;
|
max_transition : 0.4;
|
||||||
pin(ADDR0[3:0]){
|
pin(ADDR0){
|
||||||
timing(){
|
timing(){
|
||||||
timing_type : setup_rising;
|
timing_type : setup_rising;
|
||||||
related_pin : "clk0";
|
related_pin : "clk0";
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue