mirror of https://github.com/VLSIDA/OpenRAM.git
Rotate the output pins of the control logic. Need to fix this permanently.
This commit is contained in:
parent
16a084fde1
commit
48d3b25b74
|
|
@ -624,8 +624,10 @@ class layout(lef.lef):
|
||||||
# not on the right layer
|
# not on the right layer
|
||||||
if pin.layer != route_layer:
|
if pin.layer != route_layer:
|
||||||
self.add_via_center(layers=layer_stack,
|
self.add_via_center(layers=layer_stack,
|
||||||
offset=pin_pos,
|
offset=pin_pos)
|
||||||
rotate=90)
|
# FIXME: output pins tend to not be rotate, but supply pins are. Make consistent?
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
# We only need a via if they happened to align perfectly
|
# We only need a via if they happened to align perfectly
|
||||||
# so the add_wire didn't add a via
|
# so the add_wire didn't add a via
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue