mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-22 14:17:35 +02:00
Add TODO to convert lib to negative edge for data
This commit is contained in:
@@ -32,3 +32,6 @@ Change the delay measurement to be from the negative clock edge to
|
|||||||
remove the dependency on the clock period.
|
remove the dependency on the clock period.
|
||||||
|
|
||||||
Remove duplicate clock inverter in MS flop.
|
Remove duplicate clock inverter in MS flop.
|
||||||
|
|
||||||
|
Make lib file have delay relative to negedge for DATA. Must update
|
||||||
|
timing code too.
|
||||||
Reference in New Issue
Block a user