luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-02 02:57:53 +02:00
Code Issues Packages Projects Releases Wiki Activity

Search all shapes for boundary rather than specify structure

Browse Source
This commit is contained in:
mrg
2020-10-08 14:04:19 -07:00
parent 43d2058b3c
commit 3c2e8754e0
5 changed files with 20 additions and 31 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/custom/s8_bitcell.py
-2
View File
@@ -41,10 +41,8 @@ class s8_bitcell(bitcell_base.bitcell_base):
if version == "opt1":
self.name = "s8sram_cell_opt1"
self.border_structure = "s8sram_cell"
elif version == "opt1a":
self.name = "s8sram_cell_opt1a"
self.border_structure = "s8sram_cell"
bitcell_base.bitcell_base.__init__(self, self.name)
debug.info(2, "Create bitcell")
compiler/custom/s8_col_end.py
+1 -5
View File
@@ -22,16 +22,12 @@ class s8_col_end(design.design):
if version == "colend":
self.name = "s8sram16x16_colend"
structure = "s8sram16x16_colend"
elif version == "colend_p_cent":
self.name = "s8sram16x16_colend_p_cent"
structure = "s8sram16x16_colend_p_cent\x00"
elif version == "colenda":
self.name = "s8sram16x16_colenda"
structure = "s8sram16x16_colenda\x00"
elif version == "colenda_p_cent":
self.name = "s8sram16x16_colenda_p_cent"
structure = "s8sram16x16_colenda_p_cent"
else:
debug.error("Invalid type for col_end", -1)
design.design.__init__(self, name=self.name)
@@ -42,4 +38,4 @@ class s8_col_end(design.design):
pin_map = utils.get_libcell_pins(pin_names, self.name, GDS["unit"])
compiler/custom/s8_internal.py
+2 -6
View File
@@ -22,18 +22,14 @@ class s8_internal(design.design):
if version == "wlstrap":
self.name = "s8sram_wlstrap"
self.structure = "s8sram_wlstrap_ce\x00"
elif version == "wlstrap_p":
self.name = "s8sram16x16_wlstrap_p"
self.structure = "s8sram16x16_wlstrap_p_ce"
elif version == "wlstrapa":
self.name = "s8sram_wlstrapa"
self.structure = "s8sram_wlstrapa_ce"
else:
debug.error("Invalid version", -1)
design.design.__init__(self, name=self.name)
(self.width, self.height) = utils.get_libcell_size(self.name,
GDS["unit"],
layer["mem"],
self.structure)
pin_map = utils.get_libcell_pins(pin_names, self.name, GDS["unit"])
layer["mem"])
pin_map = utils.get_libcell_pins(pin_names, self.name, GDS["unit"])