mirror of https://github.com/VLSIDA/OpenRAM.git
Spacing between decoder and driver for s8
This commit is contained in:
parent
e93f3f1d2e
commit
3b1fe26d25
|
|
@ -191,7 +191,7 @@ class hierarchical_decoder(design.design):
|
||||||
+ self.predecoder_width \
|
+ self.predecoder_width \
|
||||||
+ self.internal_routing_width \
|
+ self.internal_routing_width \
|
||||||
+ self.nand_width \
|
+ self.nand_width \
|
||||||
+ self.m1_space
|
+ 2 * self.m1_pitch
|
||||||
|
|
||||||
def route_inputs(self):
|
def route_inputs(self):
|
||||||
""" Create input bus for the predecoders """
|
""" Create input bus for the predecoders """
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue