luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-07 11:21:14 +02:00
Code Issues Packages Projects Releases Wiki Activity

sky130 rba passing :)

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2022-09-12 16:07:00 -07:00
parent 004ee3748d
commit 3b02a8846d
10 changed files with 77 additions and 28 deletions
Download Patch File Download Diff File Expand all files Collapse all files
technology/sky130/custom/sky130_bitcell_base_array.py
+12
View File
@@ -125,11 +125,23 @@ class sky130_bitcell_base_array(bitcell_base_array):
def add_supply_pins(self):
""" Add the layout pins """
# Copy a vdd/gnd layout pin from every cell
for inst in self.insts:
if "wlstrap" in inst.name:
try:
self.copy_layout_pin(inst, "VPWR", "vdd")
except:
pass
try:
self.copy_layout_pin(inst, "VGND", "gnd")
except:
pass
for row in range(self.row_size):
for col in range(self.column_size):
inst = self.cell_inst[row, col]
for pin_name in ["vdd", "gnd"]:
self.copy_layout_pin(inst, pin_name)
if row == 2: #add only 1 label per col
if 'VPB' or 'vpb' in self.cell_inst[row, col].mod.pins: