mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-29 01:24:39 +02:00
sky130 rba passing :)
This commit is contained in:
Regular → Executable
+1
@@ -80,3 +80,4 @@ from .write_mask_and_array import *
|
||||
from .sram_1bank import *
|
||||
from .sram_config import *
|
||||
from .sram import *
|
||||
from .internal_base import *
|
||||
Executable
+16
@@ -0,0 +1,16 @@
|
||||
# See LICENSE for licensing information.
|
||||
#
|
||||
# Copyright (c) 2016-2021 Regents of the University of California and The Board
|
||||
# of Regents for the Oklahoma Agricultural and Mechanical College
|
||||
# (acting for and on behalf of Oklahoma State University)
|
||||
# All rights reserved.
|
||||
#
|
||||
|
||||
from base import design
|
||||
|
||||
class internal_base(design):
|
||||
|
||||
def __init__(self, name, cell_name=None, prop=None):
|
||||
design.__init__(self, name, cell_name, prop)
|
||||
|
||||
|
||||
Reference in New Issue
Block a user