luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-04 16:51:40 +02:00
Code Issues Packages Projects Releases Wiki Activity

Add hierarchical seperator option to work with Xyce measurements.

Browse Source
This commit is contained in:
mrg
2021-05-14 16:16:25 -07:00
parent 7534610cdd
commit 3abebe4068
17 changed files with 274 additions and 229 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/global_bitcell_array.py
+1 -1
View File
@@ -330,7 +330,7 @@ class global_bitcell_array(bitcell_base_array.bitcell_base_array):
# We must also translate the global array column number to the local array column number
local_col = col - self.col_offsets[i - 1]
return local_array.get_cell_name(inst_name + '.x' + local_inst.name, row, local_col)
return local_array.get_cell_name(inst_name + "{}x".format(OPTS.hier_seperator) + local_inst.name, row, local_col)
def clear_exclude_bits(self):
"""