mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-29 01:24:39 +02:00
Undo extra space due to nwell spacing
This commit is contained in:
@@ -191,7 +191,7 @@ class hierarchical_decoder(design.design):
|
||||
+ self.predecoder_width \
|
||||
+ self.internal_routing_width \
|
||||
+ self.nand_width \
|
||||
+ 2 * self.m1_pitch
|
||||
+ self.m1_space
|
||||
|
||||
def route_inputs(self):
|
||||
""" Create input bus for the predecoders """
|
||||
|
||||
Reference in New Issue
Block a user