luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix pinv unit test

This commit is contained in:
jcirimel 2020-08-04 04:40:20 -07:00
parent 02e65a00ef
commit 38648027d0
1 changed files with 14 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
compiler/verify/magic.py
View File

@ -450,21 +450,22 @@ def correct_port(name, output_file_name, ref_file_name):
part2 = pex_file.read() part2 = pex_file.read()
bitcell_list = "+ " bitcell_list = "+ "
for bank in range(OPTS.num_banks): if OPTS.words_per_row:
for bank in range(OPTS.num_banks): for bank in range(OPTS.num_banks):
row = int(OPTS.num_words / OPTS.words_per_row) - 1 for bank in range(OPTS.num_banks):
col = int(OPTS.word_size * OPTS.words_per_row) - 1 row = int(OPTS.num_words / OPTS.words_per_row) - 1
bitcell_list += "bitcell_Q_b{0}_r{1}_c{2} ".format(bank,row,col) col = int(OPTS.word_size * OPTS.words_per_row) - 1
bitcell_list += "bitcell_Q_bar_b{0}_r{1}_c{2} ".format(bank,row,col) bitcell_list += "bitcell_Q_b{0}_r{1}_c{2} ".format(bank,row,col)
for col in range(OPTS.word_size * OPTS.words_per_row): bitcell_list += "bitcell_Q_bar_b{0}_r{1}_c{2} ".format(bank,row,col)
for port in range(OPTS.num_r_ports + OPTS.num_w_ports + OPTS.num_rw_ports): for col in range(OPTS.word_size * OPTS.words_per_row):
bitcell_list += "bl{0}_{1} ".format(bank, col) for port in range(OPTS.num_r_ports + OPTS.num_w_ports + OPTS.num_rw_ports):
bitcell_list += "br{0}_{1} ".format(bank, col) bitcell_list += "bl{0}_{1} ".format(bank, col)
bitcell_list += "br{0}_{1} ".format(bank, col)
bitcell_list += "\n" bitcell_list += "\n"
control_list = "+ " control_list = "+ "
for bank in range(OPTS.num_banks): if OPTS.words_per_row:
control_list += "bank_{}/s_en0".format(bank) for bank in range(OPTS.num_banks):
control_list += "bank_{}/s_en0".format(bank)
control_list += '\n' control_list += '\n'
part2 = bitcell_list + control_list + part2 part2 = bitcell_list + control_list + part2