luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Template section clone method

This commit is contained in:
Bugra Onal 2022-03-09 08:59:20 -08:00
parent a7db6d182e
commit 3805db072a
1 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
compiler/verilogTemplate/verilog_template.py
View File

@ -9,6 +9,7 @@ class text_section:
self.sectionPos = [] self.sectionPos = []
self.lineNum = 0 self.lineNum = 0
self.repeat = 1 self.repeat = 1
self.index = -1
def addLine(self, line): def addLine(self, line):
self.lines.append(line) self.lines.append(line)
@ -17,6 +18,14 @@ class text_section:
def addSection(self, section): def addSection(self, section):
self.sections.append(section) self.sections.append(section)
self.sectionPos.append(self.lineNum) self.sectionPos.append(self.lineNum)
section.index = len(self.sections) - 1
def clone(self, cloneName):
other = text_section(cloneName, self.parent)
other.sections = self.sections.copy()
other.sectionPos = self.sectionPos.copy()
other.repeat = self.repeat
self.parent.sections.insert(self.index + 1, other)
def expand(self): def expand(self):
expanded = [] expanded = []
@ -101,3 +110,6 @@ class verilog_template:
def setTextDict(self, label, value): def setTextDict(self, label, value):
self.textDict[label] = value self.textDict[label] = value
def cloneSection(self, name, cloneName):
self.sections[name].clone(cloneName)