luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-31 10:15:46 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fail simulation tests if correct spice is not found. Correctly load spice characterizer.

Browse Source
This commit is contained in:
Matt Guthaus
2018-01-26 13:00:25 -08:00
parent 50107636a0
commit 369aa85cd2
9 changed files with 188 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/catfile
+15
View File
@@ -0,0 +1,15 @@
05_bitcell_array_test.py
06_hierarchical_decoder_test.py
06_hierarchical_predecode2x4_test.py
06_hierarchical_predecode3x8_test.py
07_single_level_column_mux_array_test.py
08_precharge_array_test.py
09_sense_amp_array_test.py
10_write_driver_array_test.py
11_ms_flop_array_test.py
12_tri_gate_array_test.py
13_delay_chain_test.py
14_replica_bitline_test.py
16_control_logic_test.py
19_multi_bank_test.py
19_single_bank_test.py