luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-05 09:03:53 +02:00
Code Issues Packages Projects Releases Wiki Activity

remove debug print statements

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2026-05-11 16:05:20 -07:00
parent 9fcf61f031
commit 34b317ce7d
2 changed files with 0 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/dummy_array.py
-2
View File
@@ -68,8 +68,6 @@ class dummy_array(bitcell_base_array):
core_block[(0 + r) % 2][0] = geometry.instance("core_0_0", mod=self.dummy_cell, is_bitcell=True)
core_block[(1 + r) % 2][0] = geometry.instance("core_1_0", mod=self.dummy_cell, is_bitcell=True, mirror='MX')
print(core_block)
#print(r, c)
#print(core_block)
technology/sky130/custom/sky130_capped_replica_bitcell_array.py
-1
View File
@@ -35,7 +35,6 @@ class sky130_capped_replica_bitcell_array(capped_replica_bitcell_array, sky130_b
for row_end in self.dummy_col_insts:
row_end = row_end.mod
print(self.get_all_wordline_names(), row_end.get_wordline_names())
for (rba_wl_name, wl_name) in zip(self.get_all_wordline_names(), row_end.get_wordline_names()):
pin = row_end.get_pin(wl_name)
self.add_layout_pin(text=rba_wl_name,