luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Remove dashes for Python module name warning.

This commit is contained in:
mrg 2021-02-15 08:19:08 -08:00
parent d354a847e6
commit 33bc9a597c
13 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0
compiler/example_configs/riscv-freepdk45-8kbyte.py → compiler/example_configs/riscv_freepdk45_8kbyte.py
View File

0
compiler/example_configs/riscv-scn4m_subm-16kbyte-1rw1r.py → compiler/example_configs/riscv_scn4m_subm_16kbyte_1rw1r.py
View File

0
compiler/example_configs/riscv-scn4m_subm-1kbyte-1rw1r.py → compiler/example_configs/riscv_scn4m_subm_1kbyte_1rw1r.py
View File

0
compiler/example_configs/riscv-scn4m_subm-2kbyte-1rw1r.py → compiler/example_configs/riscv_scn4m_subm_2skbyte_1rw1r.py
View File

0
compiler/example_configs/riscv-scn4m_subm-32kbyte.py → compiler/example_configs/riscv_scn4m_subm_32kbyte_1rw1r.py
View File

0
compiler/example_configs/riscv-scn4m_subm-4kbyte-1rw1r.py → compiler/example_configs/riscv_scn4m_subm_4kbyte_1rw1r.py
View File

0
compiler/example_configs/riscv-scn4m_subm-8kbyte-1rw1r.py → compiler/example_configs/riscv_scn4m_subm_8kbyte_1rw1r.py
View File

0
compiler/example_configs/riscv-sky130-1kbyte-1rw.py → compiler/example_configs/riscv_sky130_1kbyte_1rw.py
View File

6
compiler/example_configs/riscv-sky130-1kbyte-1rw1r.py → compiler/example_configs/riscv_sky130_1kbyte_1rw1r.py
View File

@ -2,7 +2,7 @@ word_size = 32
num_words = 256 num_words = 256
write_size = 8 write_size = 8
local_array_size = 16 #local_array_size = 16
num_rw_ports = 1 num_rw_ports = 1
num_r_ports = 1 num_r_ports = 1
@ -11,9 +11,9 @@ num_w_ports = 0
tech_name = "sky130" tech_name = "sky130"
nominal_corner_only = True nominal_corner_only = True
route_supplies = False #route_supplies = False
check_lvsdrc = True check_lvsdrc = True
perimeter_pins = False #perimeter_pins = False
#netlist_only = True #netlist_only = True
#analytical_delay = False #analytical_delay = False
output_name = "sram_{0}rw{1}r{2}w_{3}_{4}_{5}".format(num_rw_ports, output_name = "sram_{0}rw{1}r{2}w_{3}_{4}_{5}".format(num_rw_ports,

0
compiler/example_configs/riscv-sky130-2kbyte-1rw.py → compiler/example_configs/riscv_sky130_2kbyte_1rw.py
View File

0
compiler/example_configs/riscv-sky130-2kbyte-1rw1r.py → compiler/example_configs/riscv_sky130_2kbyte_1rw1r.py
View File

0
compiler/example_configs/riscv-sky130-4kbyte-1rw.py → compiler/example_configs/riscv_sky130_4kbyte_1rw.py
View File

0
compiler/example_configs/riscv-sky130-4kbyte-1rw1r.py → compiler/example_configs/riscv_sky130_4kbyte_1rw1r.py
View File