luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

uncomment test (passing)

This commit is contained in:
Jesse Cirimelli-Low 2021-05-03 13:08:04 -07:00
parent d3199ea70e
commit 31364e508e
2 changed files with 22 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/pgates/column_mux.py
View File

@ -227,7 +227,7 @@ class column_mux(pgate.pgate):
strap = factory.create(module_type=cell_props.strap_module, version=cell_props.strap_version)
rbc_width = self.bitcell.width + strap.width
else:
rbc_width = cell.width
rbc_width = self.bitcell.width
# Add it to the right, aligned in between the two tx
active_pos = vector(rbc_width,
self.nmos_upper.by() - 0.5 * self.poly_space)

42
compiler/tests/19_single_bank_test.py
View File

@ -26,20 +26,20 @@ class single_bank_test(openram_test):
c = sram_config(word_size=4,
num_words=16)
# c.words_per_row=1
# factory.reset()
# c.recompute_sizes()
# debug.info(1, "No column mux")
# a = factory.create("bank", sram_config=c)
# self.local_check(a)
c.words_per_row=1
factory.reset()
c.recompute_sizes()
debug.info(1, "No column mux")
a = factory.create("bank", sram_config=c)
self.local_check(a)
# c.num_words=32
# c.words_per_row=2
# factory.reset()
# c.recompute_sizes()
# debug.info(1, "Two way column mux")
# a = factory.create("bank", sram_config=c)
# self.local_check(a)
c.num_words=32
c.words_per_row=2
factory.reset()
c.recompute_sizes()
debug.info(1, "Two way column mux")
a = factory.create("bank", sram_config=c)
self.local_check(a)
c.num_words=64
c.words_per_row=4
@ -49,14 +49,14 @@ class single_bank_test(openram_test):
a = factory.create("bank", sram_config=c)
self.local_check(a)
#c.word_size=2
#c.num_words=128
#c.words_per_row=8
#factory.reset()
#c.recompute_sizes()
#debug.info(1, "Eight way column mux")
#a = factory.create("bank", sram_config=c)
#self.local_check(a)
c.word_size=2
c.num_words=128
c.words_per_row=8
factory.reset()
c.recompute_sizes()
debug.info(1, "Eight way column mux")
a = factory.create("bank", sram_config=c)
self.local_check(a)
globals.end_openram()