mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-07 03:20:39 +02:00
Change inheritance inits to use super
This commit is contained in:
@@ -41,7 +41,7 @@ class delay(simulation):
|
||||
"""
|
||||
|
||||
def __init__(self, sram, spfile, corner):
|
||||
simulation.__init__(self, sram, spfile, corner)
|
||||
super().__init__(sram, spfile, corner)
|
||||
|
||||
self.targ_read_ports = []
|
||||
self.targ_write_ports = []
|
||||
|
||||
Reference in New Issue
Block a user