mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-30 01:48:33 +02:00
Local bitcell array edits. Skip test by default.
This commit is contained in:
@@ -12,7 +12,7 @@ from tech import cell_properties
|
||||
|
||||
class bitcell_base_array(design.design):
|
||||
"""
|
||||
Abstract base class for bitcell-arrays -- bitcell, dummy
|
||||
Abstract base class for bitcell-arrays -- bitcell, dummy, replica
|
||||
"""
|
||||
def __init__(self, name, rows, cols, column_offset):
|
||||
design.design.__init__(self, name)
|
||||
|
||||
Reference in New Issue
Block a user