luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Remove success initialization

This commit is contained in:
Matt Guthaus 2019-07-24 16:59:19 -07:00
parent cfc04064af
commit 2f03c594c5
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
compiler/characterizer/delay.py
View File

@ -653,7 +653,6 @@ class delay(simulation):
# Clear any write target ports and set read port # Clear any write target ports and set read port
self.targ_write_ports = [port] self.targ_write_ports = [port]
self.targ_read_ports = [port] self.targ_read_ports = [port]
success = False
debug.info(1, "Trying feasible period: {0}ns on Port {1}".format(feasible_period, port)) debug.info(1, "Trying feasible period: {0}ns on Port {1}".format(feasible_period, port))
self.period = feasible_period self.period = feasible_period