mirror of https://github.com/VLSIDA/OpenRAM.git
Remove success initialization
This commit is contained in:
parent
cfc04064af
commit
2f03c594c5
|
|
@ -653,7 +653,6 @@ class delay(simulation):
|
|||
# Clear any write target ports and set read port
|
||||
self.targ_write_ports = [port]
|
||||
self.targ_read_ports = [port]
|
||||
success = False
|
||||
|
||||
debug.info(1, "Trying feasible period: {0}ns on Port {1}".format(feasible_period, port))
|
||||
self.period = feasible_period
|
||||
|
|
|
|||
Loading…
Reference in New Issue