luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

dff array done except for clock net

This commit is contained in:
Matt Guthaus 2018-02-14 16:03:29 -08:00
parent 0804a1eceb
commit 2d87dcda46
5 changed files with 64 additions and 82 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

123
compiler/modules/dff_array.py
View File

@ -16,7 +16,7 @@ class dff_array(design.design):
self.columns = columns self.columns = columns
if name=="": if name=="":
name = "dff_array_c{0}_w{1}".format(columns,word_size) name = "dff_array_{0}x{1}".format(rows, columns)
design.design.__init__(self, name) design.design.__init__(self, name)
debug.info(1, "Creating {}".format(self.name)) debug.info(1, "Creating {}".format(self.name))
@ -49,90 +49,71 @@ class dff_array(design.design):
self.add_pin("gnd") self.add_pin("gnd")
def create_dff_array(self): def create_dff_array(self):
self.ms_inst={} self.dff_insts={}
for row in range(self.rows): for y in range(self.rows):
for col in range(self.columns): for x in range(self.columns):
name = "Xdff_r{0}_c{1}".format(row,col) name = "Xdff_r{0}_c{1}".format(y,x)
if (row % 2 == 0): if (y % 2 == 0):
base = vector(i*self.ms.width,0) base = vector(x*self.ms.width,y*self.ms.height)
mirror = "R0" mirror = "R0"
else: else:
base = vector((i+1)*self.ms.width,0) base = vector(x*self.ms.width,(y+1)*self.ms.height)
mirror = "MY" mirror = "MX"
self.ms_inst[row,col]=self.add_inst(name=name, self.dff_insts[x,y]=self.add_inst(name=name,
mod=self.ms, mod=self.ms,
offset=base, offset=base,
mirror=mirror) mirror=mirror)
self.connect_inst(["din[{0}][{1}]".format(row,col), self.connect_inst(["din[{0}][{1}]".format(x,y),
"dout[{0}][{1}]".format(row,col), "dout[{0}][{1}]".format(x,y),
"clk", "clk",
"vdd", "vdd",
"gnd"]) "gnd"])
def add_layout_pins(self): def add_layout_pins(self):
for i in range(self.word_size): for y in range(self.rows):
# Continous vdd rail along with label.
vdd_pin=self.dff_insts[0,y].get_pin("vdd")
self.add_layout_pin(text="vdd",
layer="metal1",
offset=vdd_pin.ll(),
width=self.width,
height=drc["minwidth_metal1"])
for gnd_pin in self.ms_inst[i].get_pins("gnd"): # Continous gnd rail along with label.
if gnd_pin.layer!="metal2": gnd_pin=self.dff_insts[0,y].get_pin("gnd")
continue self.add_layout_pin(text="gnd",
self.add_layout_pin(text="gnd", layer="metal1",
layer="metal2", offset=gnd_pin.ll(),
offset=gnd_pin.ll(), width=self.width,
width=gnd_pin.width(), height=drc["minwidth_metal1"])
height=gnd_pin.height())
din_pins = self.ms_inst[i].get_pins("din") for y in range(self.rows):
for din_pin in din_pins: for x in range(self.columns):
self.add_layout_pin(text="din[{}]".format(i), din_pin = self.dff_insts[x,y].get_pin("d")
self.add_layout_pin(text="din[{0}][{1}]".format(x,y),
layer=din_pin.layer, layer=din_pin.layer,
offset=din_pin.ll(), offset=din_pin.ll(),
width=din_pin.width(), width=din_pin.width(),
height=din_pin.height()) height=din_pin.height())
dout_pin = self.ms_inst[i].get_pin("dout") dout_pin = self.dff_insts[x,y].get_pin("q")
self.add_layout_pin(text="dout[{}]".format(i), self.add_layout_pin(text="dout[{0}][{1}]".format(x,y),
layer="metal2", layer="metal1",
offset=dout_pin.ll(), offset=dout_pin.ll(),
width=dout_pin.width(), width=dout_pin.width(),
height=dout_pin.height()) height=dout_pin.height())
doutbar_pin = self.ms_inst[i].get_pin("dout_bar")
self.add_layout_pin(text="dout_bar[{}]".format(i),
layer="metal2",
offset=doutbar_pin.ll(),
width=doutbar_pin.width(),
height=doutbar_pin.height())
# # Continous clk rail along with label.
# Continous clk rail along with label. # self.add_layout_pin(text="clk",
self.add_layout_pin(text="clk", # layer="metal1",
layer="metal1", # offset=self.dff_insts[0].get_pin("clk").ll().scale(0,1),
offset=self.ms_inst[0].get_pin("clk").ll().scale(0,1), # width=self.width,
width=self.width, # height=drc["minwidth_metal1"])
height=drc["minwidth_metal1"])
# Continous vdd rail along with label.
for vdd_pin in self.ms_inst[i].get_pins("vdd"):
if vdd_pin.layer!="metal1":
continue
self.add_layout_pin(text="vdd",
layer="metal1",
offset=vdd_pin.ll().scale(0,1),
width=self.width,
height=drc["minwidth_metal1"])
# Continous gnd rail along with label.
for gnd_pin in self.ms_inst[i].get_pins("gnd"):
if gnd_pin.layer!="metal1":
continue
self.add_layout_pin(text="gnd",
layer="metal1",
offset=gnd_pin.ll().scale(0,1),
width=self.width,
height=drc["minwidth_metal1"])
def analytical_delay(self, slew, load=0.0): def analytical_delay(self, slew, load=0.0):
return self.ms.analytical_delay(slew=slew, load=load) return self.ms.analytical_delay(slew=slew, load=load)

8
compiler/tests/11_dff_array_test.py
View File

@ -21,14 +21,10 @@ class dff_array_test(openram_test):
import dff_array import dff_array
debug.info(2, "Testing dff_array for columns=8, word_size=8") debug.info(2, "Testing dff_array for columns=3, word_size=3")
a = dff_array.dff_array(columns=8, word_size=8) a = dff_array.dff_array(rows=3, columns=3)
self.local_check(a) self.local_check(a)
debug.info(2, "Testing dff_array for columns=16, word_size=8")
a = dff_array.dff_array(columns=16, word_size=8)
self.local_check(a)
OPTS.check_lvsdrc = True OPTS.check_lvsdrc = True
globals.end_openram() globals.end_openram()

BIN
docs/openram_manual.pdf
View File

Binary file not shown.

BIN
technology/scn3me_subm/gds_lib/dff.gds
View File

Binary file not shown.

15
technology/scn3me_subm/mag_lib/dff.mag
View File

@ -1,8 +1,10 @@
magic magic
tech scmos tech scmos
timestamp 1090351116 timestamp 1518652803
<< nwell >> << nwell >>
rect -8 48 104 105 rect -8 48 104 105
<< pwell >>
rect -8 -5 104 48
<< ntransistor >> << ntransistor >>
rect 7 6 9 26 rect 7 6 9 26
rect 15 6 17 16 rect 15 6 17 16
@ -285,9 +287,12 @@ rect 2 30 6 50
rect 18 20 22 57 rect 18 20 22 57
rect 66 44 70 70 rect 66 44 70 70
rect 66 20 70 40 rect 66 20 70 40
<< m1p >> << m3p >>
rect 34 43 38 47 rect -2 0 98 100
rect 90 43 94 47
rect 10 33 14 37
<< labels >> << labels >>
rlabel metal1 23 100 23 100 5 vdd
rlabel metal1 38 -1 38 -1 1 gnd
rlabel metal1 11 34 11 34 1 clk
rlabel metal1 24 44 24 44 1 d
rlabel metal1 92 37 92 37 1 q
<< end >> << end >>