luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

Refactor dynamic cell name to utilize base class

Browse Source
This commit is contained in:
mrg
2020-11-03 13:18:46 -08:00
parent 1890385be1
commit 29ac541b28
120 changed files with 145 additions and 185 deletions
Download Patch File Download Diff File Expand all files Collapse all files
technology/scn4m_subm/tech/tech.py
+1 -1
View File
@@ -32,7 +32,7 @@ tech_modules = module_type()
cell_properties = cell_properties()
cell_properties.bitcell.mirror.x = True
cell_properties.bitcell.mirror.y = False
cell_properties.names["bitcell"] = "mycell"
###################################################
# Custom cell properties
###################################################