mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-30 01:48:33 +02:00
Still working on array refactor
This commit is contained in:
@@ -70,7 +70,6 @@ class global_bitcell_array(design.design):
|
||||
self.add_mod(la)
|
||||
self.local_mods.append(la)
|
||||
|
||||
import pdb; pdb.set_trace()
|
||||
|
||||
def add_pins(self):
|
||||
return
|
||||
|
||||
Reference in New Issue
Block a user