luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix duplicate name check for some modules by checking if name is a substring. Allows pbitcell to pass.

This commit is contained in:
Matt Guthaus 2018-06-29 09:23:23 -07:00
parent d7a024b8fc
commit 2833b706c7
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
compiler/base/design.py
View File

@ -40,10 +40,12 @@ class design(hierarchy_spice.spice, hierarchy_layout.layout):
'hierarchical_predecode3x8']
if name not in design.name_map:
design.name_map.append(name)
elif self.__class__.__name__ in ok_list:
pass
else:
debug.error("Duplicate layout reference name {0} of class {1}. GDS2 requires names be unique.".format(name,self.__class__),-1)
for ok_names in ok_list:
if ok_names in self.__class__.__name__:
break
else:
debug.error("Duplicate layout reference name {0} of class {1}. GDS2 requires names be unique.".format(name,self.__class__),-1)
def setup_drc_constants(self):
""" These are some DRC constants used in many places in the compiler."""