luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add missing via in dff array

This commit is contained in:
mrg 2022-06-08 14:24:17 -07:00
parent 76bc4e1fc2
commit 280582d4d6
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/modules/dff_array.py
View File

@ -119,12 +119,12 @@ class dff_array(design.design):
# Add connections every 4 cells # Add connections every 4 cells
for col in range(0, self.columns, 4): for col in range(0, self.columns, 4):
vdd_pin=self.dff_insts[0, col].get_pin("vdd") vdd_pin=self.dff_insts[0, col].get_pin("vdd")
self.add_power_pin("vdd", vdd_pin.lc()) self.add_power_pin("vdd", vdd_pin.lc(), start_layer=vdd_pin.layer)
# Add connections every 4 cells # Add connections every 4 cells
for col in range(0, self.columns, 4): for col in range(0, self.columns, 4):
gnd_pin=self.dff_insts[0, col].get_pin("gnd") gnd_pin=self.dff_insts[0, col].get_pin("gnd")
self.add_power_pin("gnd", gnd_pin.rc()) self.add_power_pin("gnd", gnd_pin.rc(), start_layer=vdd_pin.layer)
def add_layout_pins(self): def add_layout_pins(self):
for row in range(self.rows): for row in range(self.rows):