luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

fixed error I missed in pbitcell_array test

Browse Source
This commit is contained in:
Michael Timothy Grimes
2018-07-26 09:02:52 -07:00
parent 2388ddbfb0
commit 27ab411146
1 changed files with 0 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/05_pbitcell_array_test.py
-2
View File
@@ -46,8 +46,6 @@ class pbitcell_array_test(openram_test):
debug.info(2, "Testing 4x4 array for multiport bitcell, with read/write ports at the edge of the bit cell")
a = bitcell_array.bitcell_array(name="pbitcell_array", cols=4, rows=4)
self.local_check(a)
a = bitcell_array.bitcell_array(name="pbitcell_array", cols=4, rows=4)
self.local_check(a)
globals.end_openram()