mirror of https://github.com/VLSIDA/OpenRAM.git
getattr for bank parameters
This commit is contained in:
parent
611a4155b9
commit
25495f3d94
|
|
@ -912,8 +912,8 @@ class bank(design.design):
|
||||||
if not self.col_addr_size>0:
|
if not self.col_addr_size>0:
|
||||||
return
|
return
|
||||||
|
|
||||||
stack = layer_props.bank.stack
|
stack = getattr(self, layer_props.bank.stack)
|
||||||
pitch = layer_props.bank.pitch
|
pitch = getattr(self, layer_props.bank.pitch)
|
||||||
|
|
||||||
if self.col_addr_size == 1:
|
if self.col_addr_size == 1:
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue