luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update replica bitline test for new parameters. Add small test and a larger test.

This commit is contained in:
Matt Guthaus 2018-02-07 15:15:19 -08:00
parent 1a491f3cd0
commit 2413304f4e
1 changed files with 10 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
compiler/tests/14_replica_bitline_test.py
View File

@ -21,10 +21,18 @@ class replica_bitline_test(openram_test):
import replica_bitline import replica_bitline
debug.info(2, "Testing RBL") stages=4
a = replica_bitline.replica_bitline(13) rows=13
debug.info(2, "Testing RBL with {0} FO4 stages, {1} rows".format(stages,rows))
a = replica_bitline.replica_bitline(stages,rows)
self.local_check(a) self.local_check(a)
stages=8
rows=100
debug.info(2, "Testing RBL with {0} FO4 stages, {1} rows".format(stages,rows))
a = replica_bitline.replica_bitline(stages,rows)
self.local_check(a)
OPTS.check_lvsdrc = True OPTS.check_lvsdrc = True
globals.end_openram() globals.end_openram()