luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Characterizer options

This commit is contained in:
Bugra Onal 2022-05-23 10:56:22 -07:00
parent 219b29a833
commit 2101067e4a
2 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/options.py
View File

@ -91,6 +91,8 @@ class options(optparse.Values):
sim_data_path = None
# A list of load/slew tuples
use_specified_load_slew = None
# Spice simulation raw file
spice_raw_file = None
###################
# Run-time vs accuracy options.

2
compiler/tests/sram_1b_16_1rw_scn4m_subm.log Normal file
View File

@ -0,0 +1,2 @@
ERROR: file magic.py: line 358: sram LVS mismatch (results in /tmp/openram_bugra_14157_temp/sram.lvs.report)