luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

Add minarea_metal4 in freepdk45

Browse Source
This commit is contained in:
Matt Guthaus
2018-10-10 15:33:16 -07:00
parent 6bbf66d55b
commit 1ed74cd571
1 changed files with 4 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
technology/freepdk45/tech/tech.py
+4 -2
View File
@@ -222,9 +222,11 @@ drc["metal4_extend_via3"] = 0.07
# Reserved for asymmetric enclosure
drc["metal4_enclosure_via3"] = 0
# METALSMG.3 Minimum enclosure around via[3-6] on two opposite sides
drc["metal4_enclosure_via4"] = 0
# Reserved for asymmetric enclosure
drc["metal4_extend_via4"] = 0.07
# Reserved for asymmetric enclosure
drc["metal4_enclosure_via4"] = 0
# Not a rule
drc["minarea_metal4"] = 0
# Metal 5-10 are ommitted