luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Use local spacing rule

This commit is contained in:
mrg 2021-06-16 18:41:39 -07:00
parent 16e658726e
commit 1e486cd344
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
compiler/modules/hierarchical_decoder.py
View File

@ -508,7 +508,7 @@ class hierarchical_decoder(design.design):
length=self.height) length=self.height)
self.route_bus_to_decoder() self.route_bus_to_decoder()
self.route_predecodes_to_bus() self.route_predecodes_to_bus()
def route_predecodes_to_bus(self): def route_predecodes_to_bus(self):
""" """
@ -652,7 +652,7 @@ class hierarchical_decoder(design.design):
offset=pin_pos, offset=pin_pos,
directions=("H", "H")) directions=("H", "H"))
self.predecode_bus_rail_pos.append(rail_pos) self.predecode_bus_rail_pos.append(rail_pos)
def route_predecode_bus_inputs(self, rail_name, pin, x_offset, y_offset, predecode_type): def route_predecode_bus_inputs(self, rail_name, pin, x_offset, y_offset, predecode_type):
""" """
Connect the routing rail to the given metal1 pin using a jog Connect the routing rail to the given metal1 pin using a jog
@ -672,7 +672,7 @@ class hierarchical_decoder(design.design):
#pin_pos = pin.center() #pin_pos = pin.center()
#rail_pos = vector(self.predecode_bus[rail_name].cx(), pin_pos.y) #rail_pos = vector(self.predecode_bus[rail_name].cx(), pin_pos.y)
#self.add_path(self.output_layer, [pin_pos, rail_pos]) #self.add_path(self.output_layer, [pin_pos, rail_pos])
# create via for dimensions # create via for dimensions
from_layer = self.output_layer from_layer = self.output_layer
to_layer = self.bus_layer to_layer = self.bus_layer
@ -692,7 +692,7 @@ class hierarchical_decoder(design.design):
layer_stack=curr_stack, layer_stack=curr_stack,
dimensions=[1, 1], dimensions=[1, 1],
directions=self.bus_directions) directions=self.bus_directions)
overlapping_pin_space = drc["{0}_to_{0}".format(self.output_layer)] overlapping_pin_space = getattr(self, "{}_space".format(self.output_layer))
total_buffer_space = (overlapping_pin_space + via.height) total_buffer_space = (overlapping_pin_space + via.height)
while(True): while(True):
drc_error = 0 drc_error = 0
@ -705,7 +705,7 @@ class hierarchical_decoder(design.design):
else: else:
y_offset += drc["grid"] y_offset += drc["grid"]
rail_pos.y = y_offset rail_pos.y = y_offset
if predecode_type == "pre2x4": if predecode_type == "pre2x4":
right_pos = pin_pos right_pos = pin_pos
elif predecode_type =="pre3x8": elif predecode_type =="pre3x8":