luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add func random seed as input option and log out

This commit is contained in:
Bugra Onal 2023-07-25 13:06:31 -07:00
parent ecd486e050
commit 1de6b9a0f6
2 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
compiler/characterizer/functional.py
View File

@ -7,6 +7,7 @@
# #
import math import math
import random import random
import time
import collections import collections
from os import path from os import path
import shutil import shutil
@ -31,6 +32,13 @@ class functional(simulation):
# Seed the characterizer with a constant seed for unit tests # Seed the characterizer with a constant seed for unit tests
if OPTS.is_unit_test: if OPTS.is_unit_test:
random.seed(12345) random.seed(12345)
elif OPTS.functional_seed:
random.seed(OPTS.functional_seed)
else:
seed = time.time_ns()
random.seed(seed)
debug.info(1, "Random seed for functional simulation: {}".format(seed))
if not spfile: if not spfile:
# self.sp_file is assigned in base class # self.sp_file is assigned in base class

4
compiler/options.py
View File

@ -185,6 +185,10 @@ class options(optparse.Values):
br_format = "X{name}{hier_sep}xbank0{hier_sep}br_{row}_{col}" br_format = "X{name}{hier_sep}xbank0{hier_sep}br_{row}_{col}"
sen_format = "X{name}{hier_sep}xbank0{hier_sep}s_en" sen_format = "X{name}{hier_sep}xbank0{hier_sep}s_en"
cell_format = "X{name}{hier_sep}xbank0{hier_sep}xbitcell_array{hier_sep}xreplica_bitcell_array{hier_sep}xbitcell_array{hier_sep}xbit_r{row}_c{col}" cell_format = "X{name}{hier_sep}xbank0{hier_sep}xbitcell_array{hier_sep}xreplica_bitcell_array{hier_sep}xbitcell_array{hier_sep}xbit_r{row}_c{col}"
# Random seed for functional simulation
functional_seed = None
# Route the input/output pins to the perimeter # Route the input/output pins to the perimeter
perimeter_pins = True perimeter_pins = True