luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity

fix vnb and vpb routing in rba

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2021-07-08 18:31:55 -07:00
parent b5daa51a6c
commit 1a7adcfdad
3 changed files with 10 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/base/custom_cell_properties.py
+2 -2
View File
@@ -93,9 +93,9 @@ class cell:
# It is assumed it is [nwell, pwell]
self._body_bias = body_bias
self._port_map['vnb'] = body_bias[0]
self._port_types['vnb'] = "POWER"
self._port_types['vnb'] = "GROUND"
self._port_map['vpb'] = body_bias[1]
self._port_types['vpb'] = "GROUND"
self._port_types['vpb'] = "POWER"
@property
def port_types(self):