mirror of https://github.com/VLSIDA/OpenRAM.git
Skip and4_dec test
This commit is contained in:
parent
7ea3366ef1
commit
1a528f9739
|
|
@ -15,6 +15,8 @@ from globals import OPTS
|
|||
from sram_factory import factory
|
||||
import debug
|
||||
|
||||
|
||||
@unittest.skip("SKIPPING 04_and4_dec_test")
|
||||
class and4_dec_test(openram_test):
|
||||
|
||||
def runTest(self):
|
||||
|
|
|
|||
Loading…
Reference in New Issue