mirror of https://github.com/VLSIDA/OpenRAM.git
change Qbar to Q_bar in freepdk45 bitcells
This commit is contained in:
parent
38648027d0
commit
19f4e30989
|
|
@ -5,11 +5,11 @@ MM0 Qbar Q gnd gnd NMOS_VTG W=205.00n L=50n
|
||||||
MM4 Qbar Q vdd vdd PMOS_VTG W=90n L=50n
|
MM4 Qbar Q vdd vdd PMOS_VTG W=90n L=50n
|
||||||
|
|
||||||
* Inverer 2
|
* Inverer 2
|
||||||
MM1 Q Qbar gnd gnd NMOS_VTG W=205.00n L=50n
|
MM1 Q Q_bar gnd gnd NMOS_VTG W=205.00n L=50n
|
||||||
MM5 Q Qbar vdd vdd PMOS_VTG W=90n L=50n
|
MM5 Q Q_bar vdd vdd PMOS_VTG W=90n L=50n
|
||||||
|
|
||||||
* Access transistors
|
* Access transistors
|
||||||
MM3 bl wl Q gnd NMOS_VTG W=135.00n L=50n
|
MM3 bl wl Q gnd NMOS_VTG W=135.00n L=50n
|
||||||
MM2 br wl Qbar gnd NMOS_VTG W=135.00n L=50n
|
MM2 br wl Q_bar gnd NMOS_VTG W=135.00n L=50n
|
||||||
.ENDS cell_6t
|
.ENDS cell_6t
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -1,15 +1,15 @@
|
||||||
|
|
||||||
.SUBCKT dummy_cell_6t bl br wl vdd gnd
|
.SUBCKT dummy_cell_6t bl br wl vdd gnd
|
||||||
* Inverter 1
|
* Inverter 1
|
||||||
MM0 Qbar Q gnd gnd NMOS_VTG W=205.00n L=50n
|
MM0 Q_bar Q gnd gnd NMOS_VTG W=205.00n L=50n
|
||||||
MM4 Qbar Q vdd vdd PMOS_VTG W=90n L=50n
|
MM4 Q_bar Q vdd vdd PMOS_VTG W=90n L=50n
|
||||||
|
|
||||||
* Inverer 2
|
* Inverer 2
|
||||||
MM1 Q Qbar gnd gnd NMOS_VTG W=205.00n L=50n
|
MM1 Q Q_bar gnd gnd NMOS_VTG W=205.00n L=50n
|
||||||
MM5 Q Qbar vdd vdd PMOS_VTG W=90n L=50n
|
MM5 Q Q_bar vdd vdd PMOS_VTG W=90n L=50n
|
||||||
|
|
||||||
* Access transistors
|
* Access transistors
|
||||||
MM3 bl_noconn wl Q gnd NMOS_VTG W=135.00n L=50n
|
MM3 bl_noconn wl Q gnd NMOS_VTG W=135.00n L=50n
|
||||||
MM2 br_noconn wl Qbar gnd NMOS_VTG W=135.00n L=50n
|
MM2 br_noconn wl Q_bar gnd NMOS_VTG W=135.00n L=50n
|
||||||
.ENDS cell_6t
|
.ENDS cell_6t
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue