mirror of https://github.com/VLSIDA/OpenRAM.git
PEP8 cleanup
This commit is contained in:
parent
43fe1ae023
commit
1564d6e02b
|
|
@ -9,6 +9,7 @@ import debug
|
||||||
from drc_value import *
|
from drc_value import *
|
||||||
from drc_lut import *
|
from drc_lut import *
|
||||||
|
|
||||||
|
|
||||||
class design_rules(dict):
|
class design_rules(dict):
|
||||||
"""
|
"""
|
||||||
This is a class that implements the design rules structures.
|
This is a class that implements the design rules structures.
|
||||||
|
|
|
||||||
|
|
@ -7,6 +7,7 @@
|
||||||
#
|
#
|
||||||
import debug
|
import debug
|
||||||
|
|
||||||
|
|
||||||
class drc_lut():
|
class drc_lut():
|
||||||
"""
|
"""
|
||||||
Implement a lookup table of rules.
|
Implement a lookup table of rules.
|
||||||
|
|
@ -32,7 +33,6 @@ class drc_lut():
|
||||||
if self.match(key, table_key):
|
if self.match(key, table_key):
|
||||||
return self.table[table_key]
|
return self.table[table_key]
|
||||||
|
|
||||||
|
|
||||||
def match(self, key1, key2):
|
def match(self, key1, key2):
|
||||||
"""
|
"""
|
||||||
Determine if key1>=key2 for all tuple pairs.
|
Determine if key1>=key2 for all tuple pairs.
|
||||||
|
|
|
||||||
|
|
@ -6,6 +6,7 @@
|
||||||
# All rights reserved.
|
# All rights reserved.
|
||||||
#
|
#
|
||||||
|
|
||||||
|
|
||||||
class drc_value():
|
class drc_value():
|
||||||
"""
|
"""
|
||||||
A single DRC value.
|
A single DRC value.
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue