luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Why was single port decoder test a dual port?

This commit is contained in:
mrg 2020-11-06 12:21:30 -08:00
parent 493c9125f1
commit 147649e142
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/tests/06_hierarchical_decoder_test.py
View File

@ -23,7 +23,7 @@ class hierarchical_decoder_test(openram_test):
globals.init_openram(config_file) globals.init_openram(config_file)
OPTS.num_rw_ports = 1 OPTS.num_rw_ports = 1
OPTS.num_r_ports = 1 OPTS.num_r_ports = 0
OPTS.num_w_ports = 0 OPTS.num_w_ports = 0
globals.setup_bitcell() globals.setup_bitcell()