Why was single port decoder test a dual port?

This commit is contained in:
mrg 2020-11-06 12:21:30 -08:00
parent 493c9125f1
commit 147649e142
1 changed files with 1 additions and 1 deletions

View File

@ -23,7 +23,7 @@ class hierarchical_decoder_test(openram_test):
globals.init_openram(config_file)
OPTS.num_rw_ports = 1
OPTS.num_r_ports = 1
OPTS.num_r_ports = 0
OPTS.num_w_ports = 0
globals.setup_bitcell()